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Abstract 
The shrinking dimensions of silicon microcircuits have reached the point where 
the vertical and lateral features are comparable in size. The consequence can be seen 
in each aspect of the manufacture of devices. The 2D layout of the physical routing 
becomes a convoluted maze when put into fabrication. The diminishing dimensions 
have focused greater attention on the edge effects since these play a proportionately 
greater role in the device performance. The consequences of the edge interactions 
can be categorised into two sections: those on the silicon surface and those on the 
subsequent layers. 
The MOS transistor is directly impacted by the silicon surface profile. A 
fundamental parameter is the transistor width, which till recently has received little 
attention. This thesis correlates the different definitions commonly used, and 
investigates the impact of the individual processing parameters on the surface 
topography and consequently on the transistor width. Different measurement 
techniques are used and a novel extraction process is proposed. 
The weakness of the current generic electrical extraction technique is exposed 
and recommendations made to overcome this. Further work on SEM sample 
preparation and processing is presented. 
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Chapter 1 
Introduction 
1.1. Historical Background 
The Computer 
As a calculating machine, the computer has existed for thousands of years. The 
fundamental principles upon which computers are based, are those of mathematics, 
whereby every complex computation can be reduced to addition and subtraction, and 
for that matter subtraction is nothing more than the opposite of addition. Thus it was 
the manual dexterity of the operator that limited the performance of the first 
computer, the abacus. It was not until 1822 with the realization of a proposal by the 
mathematician Charles Babbage, which produced a mechanical counting machine, 
that a new step had been taken in computer technology. His suggestion to mechanize 
the long, tedious calculations necessary to produce the nautical and astronomical 
charts of the day was embodied in "Babbage's Engine" [1] which successfully 
counted and carried by means of gearing. His failure to produce a universal machine 
rested on the intricate gearing necessary but unobtainable at that time. 
In 1930, Vannevar Bush at MiT built a mechanical computer which was driven 
by electric motors. A World War II problem led to the first electronic computer. A 
means was sought to calculate quickly ballistic tables for a wide variety of shells. J. 
W. Mauchly and J. P. Eckbert at the University of Pennsylvania tackled the project. 
The result was the Electronic Numerical Integrator and Calculator, ENIIAC [2] 
ENIAC weighed over 30 tons, occupied 150m 2  of floor space, used 18,850 vacuum 
-2- 
tubes and required 150 kW to keep it operating. The world's first electronic computer 
was completed in 1946. 
On 23rd December 1947 at Bell Labs, John Bardeen and Walter H. Brattain 
demonstrated the transistor which sounded the death knell for the technology of 
ENIAC. Along with William B. Shockley, they were awarded the Nobel prize, for 
what is arguably the most significant technological development of this, or any other, 
century. 
1.2. The Transistor 
The Field Effect Principle upon which this was based had been proposed as a 
means of producing amplifying devices as early as the 1926 by Lillenfield and 1938 
by Heil[3] . In 1945 Shockley suggested making a semiconductor amplifier based on 
this principle. Early experiments failed, however, and it was Bardeen's suggestion of 
electron trapping in surface states and the possibility of an inversion layer which led 
to the publication by Bardeen and Brattain in 1947 of the point contact transistor [4] 
The development of the transistor, per Se, would not have been sufficient to 
produce the unheralded growth in the industry. The properties of semiconductors and 
pattern transfer were the key to the integration of discrete components. In 1958, J. S. 
Kilby of Texas Instruments produced the first I.C. using black wax to mask etching of 
mesas to produce the active elements [5] . The advantages of this technology over 
valves were enomious. Valves were costly, bulky and unreliable; of limited life and 
dissipated large amounts of power; they also had to be manually integrated by solder 
connections to other components. Interest in semiconductors proliferated. In 1960, 
Kahng and Atalla fabricated the first modern surface field effect transistor [6] and in 
1961 P. K. Weimer presented the first evaporated thin film transistor [7]. Reference 7 
is a collection of the early publications in this field. 
Sim 
From a point start three decades ago, worldwide sales of I.C.s have risen to 
$46.65billion in 1991 [8]. 
Figure 1.1 charts this growth. 
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Figure 1.1. Factory sales of I.C.s. [9] 
The wide interest generated further technological advances which facilitated 
continued miniaturisation and integration. Table 1.1 highlights the process 
innovations, between conception and introduction into manufacturing. 
1.3. Miniaturisation 
1.3.1. Motivation. 
In any industry, technology change is motivated by cost. The continual change in 
the semiconductor industry is to reduce the size of the devices. In the early days of 
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in the heavy bomber of the 1940s comprised 25% of the payload. Miniaturisation 
ME 
History Of Technology Disconlinuities 
Tool or Technology Year Developed Year in Production 
Silicon Epitaxy 1960-61 1964 
Atmospheric SiN 1965 1967-68 
Ion Implant 1969 1973 
TiW 1969 1973 
SchottkyrrL 1970 1974-7 
CCDs 1970 1981 
RIB 1975-76 1980 
Advanced Schottky 1976 1980 
Polysilicon emitter 1976 1984-85 
Refractory Gate 1976 1983 
SOl - Ion Implant 1978 1989 
Trench 1979 1989 
Silicide 1978 1985 
LDD 1980 1986 
TiNLocal Strap 1986 1988 
Table 1.1. Technology Developments.[8] 
was then an economic must. In the electronics of to-day's microchip, the economics 
are still the driving force but the reasons are more subtle. 
The planar process which is used for I.C. fabrication produces uniform device 
features across a whole wafer. It is the most successful and least recognized example 
of automation ever produced. Because the devices are 'batch produced' on a single 
chip, the chips 'batch produced' on a single wafer, and the wafers batch produced in 
lots of 25 or 50, the cost of processing one device diminishes as the number of 
devices/wafer increases. 





Yield=25% 	 Yield=81% 	 Yield=95% 
Figure 1.2. Chip size and yield. 
A continual war is being fought in the fabrication line against particulate. When chip 
sizes are large, a larger proportion of chips are lost due to a fixed number of 
contaminant particles. Thus the yield can be increased dramatically as the device 
dimensions reduce. So it was that the industry saw the introduction of large scale 
integration (LSI), (> 103 components/chip), in the 1970s and VLSI (>iO 4 
components/chip) in the late 1970's. 
The benefits of 'downscaling' are seen as higher speed, increased functionality 
and lower cost. The DRAM production is the driving force in developing new 
technology to meet the requirements of the shrinking device. Every 3 years a new 
DRAM with a x4 increase in bit density appears on the market as the previous 
generation begins to wane. At Texas Instruments in late 1990, the 256Mbit DRAM 
arrived at the research stage, the 64Mbit was in development, and the 16Mbit in 
product characterisation. The 4Mbit was then ramping up to full manufacture. These 
4 phases comprise a 10 year cycle, when with the introduction of the 1024Mbit to the 
x 
S 
research stage, the sequence will shift down one step [10]. 
1.3.2. Scaling. 
The inexorable drive to smaller devices has continued towards the fundamental 
physical limits which must define an end point to the present basic structures. For 
example, as feature sizes become comparable to the wavelength of light, the seeming 
elasticity in the limits of optical lithography will mean that its domination over X-ray 
and e-beam systems must yield eventually. The study of size reduction has produced 
the principle of scaling whereby all lateral and vertical dimensions are reduced by a 
factor of K. Beyond this, two options are open. These and their consequences are 
shown in Table 1.2. 
In the first instance of 'constant voltage', all the physical dimensions within the 
circuit are scaled down by a factor of r, but the supply and threshold voltages are kept 
constant. Substrate doping must be increased by a factor of K2 also, to scale the 
depletion widths around the source and drain junctions. The constant supply voltage 
across a reduced gate length increases the power per gate by a factor of K. Since the 
gate density increases by a factor of K2 , the power density increases by a factor of K3 . 
Applying these rules and projecting gate lengths down to 0.5 1um, it would appear 
from geometric considerations, to be possible to put 800,000 gates on a 6 x 6mm 2 
chip. If this were done however, the power dissipation would be of the order of 1 
kWatt. 
The other option of constant field scaling overcomes this problem by 
maintaining a constant power density, but results in system-incompatible supply 
voltages and reduced noise margin in threshold voltages. In practice, a recipe for 
scaling is produced by some massaging of these two scaling principles. This however 
begs the question: how large can K become? This is essentially asking what the 
minimum effective channel length can become. A rough approximation can be 
-7- 
Paramater Constant Voltage Constant Field 
Feature Size i/K i/K 
Gate/Field Oxide Thickness i/K 11ic 
Gate Capacitance i/K i/K 
Junction Depth i/K 11K 
Substrate Doping Conc. K2 K 
Poly Sheet Res. K K 
Linewidth i/K 11ic 
Transistor Gain K K 
Supply Voltage 1 11ic 
EnhancementfDeplt VT 1 1/ic 
Current/Gate K i/K 
Relative RC i 1 
Power/Gate i/K 11ic2 
Power Density K3 1 
Gate Density 
Gates for 1W 11ic 1 
Table 1.2 Scaling Factors [11] 
obtained by imposing 2 limitations on the MOSFET [10]: 
L > 2 x drain depletion width 
NA must support the drain junction for the supply voltage. 
For typical values 
NA = 1.5 x 1017, VDD = 5V, L m in = 0. 184um 
IM 
Other proposals have been suggested based on maintaining long channel 
characteristics. Ratnakumar and Meindl, [12] set the criterion that the change in 
threshold voltage be less than 10%, while Brews et a! [13] set a 10% relative limit 
on increased drain current at VG = VT, as VD is increased. 
These approaches assume that the fundamental structures remain as they are. 
The expected limit beyond which radical change is necessary is the lGbit device 
whereupon physical limits and quantum mechanical effects will be significant. 
1.3.3. Non-Scaleable Constants 
Whilst scaling principles may be applied to devices, and judicious selections 
may provide an operating compromise, some features remain stubborn to 
miniaturization. 
The increased complexity in topography has focused attention on interconnect. 
The maze of wiring can now surpass the chip area several times over. As shown in 
table 1.2, the RC time constant does not scale. Therefore, as chip sizes and layer 
numbers increase, the RC product becomes unacceptably large. This problem has 
been attacked through the use of alternative materials, most notably in the area of 
refractory metal suicides [14] . Accompanying this problem is the increase in the 
number of contacts and contact resistance, the latter increasing by K2 . This again can 
be addressed by materials and process development in the first instance. 
A common problem for interconnect and device scaling is that of edge-effects. 
As dimensions reduce and complexity increases, edge-effects play a significantly 
larger role in performance specification. There are two reasons for this. 
(i) 	Firstly, an increase in the number of layers produces awkward topography, 
through which the interconnect tracks must route. This increases the 
unwanted parasitic capacitances. Also, since it may not be possible to reduce 
IRIM 
the thickness of the film due to step coverage constraints [15] and the length 
of interconnect may increase rather than decrease, the edge electric fields form 
a larger percentage of the total electric field. In this case thoughtful layout can 
improve device performance. 
(ii) 	Secondly, as line/space pitch is reduced the transition or overlap between the 
two remains constant. The effect of scaling by K, then, is to increase the 
region of transition by also. 
This can be seen in figure 1.3 where the pitch, p, is scaled to p' by the scale factor ,c. 
The transition region s does not scale and therefore, since, 
p' = KJJ 
then 
sip' = Ks/p 
S 
p 1 
Figure 1.3. Effect of Scaling. 
At some point, this increase will become intolerable and a new technology will be 
-10- 
forced. In the MOS transistor structure, this effect is seen in two places. Firstly, the 
gate-drain overlap remains fixed for a geometric scaling. The theoretical reduction 
limit here is constrained by twice the depletion depth as discussed in section 1.2.2. 
Secondly, the active area-isolation transition also remains fixed. This region of the 
device defines the width of the MOSFET and has till recently been regarded as a 
second order effect compared to the gate length parameters. With the advent of VLSI 
this can no longer be the case and forms the subject matter for this thesis. 
1.4. Thesis Outline 
1.4.1. Thesis Motivation 
As the device dimensions have reduced, the feature sizes have become 
comparable with that layer thickness. This has had a three-fold impact on fabrication. 
The complex topography now faces difficulties in processing, requiring 
planarization and edge tapering. 
The measurement of the feature size is difficult since the edge of the feature is 
no longer clearly defined. 
The steps and corners produced during fabrication can result in high electric 
fields as these points and edges mirror the lightning rod phenomena, acting as 
a focus for electric field lines. 
The last of these three is perhaps the most subtle, since the effect cannot be seen till 
the process is complete. Since many features are now measured electrically, these 
edge effects must now also be examined. 
- 11 - 
The surface topography examined herein is that produced at the initial stage of 
processing, impacting single transistor performance and defining the topography of 
the first layer. The process studied is the LOCOS process. This was invented in 1970 
and despite a plethora of alternatives is still in use even at small geometries. 
1.4.2. Thesis Content 
Chapter 2 reviews isolation technologies currently available and discusses the 
LOCOS processing parameters and their impact on the bird's beak profile. 
Chapter 3 discusses the basic device physics, focusing on the parameters which 
are chosen to characterise a MOST. 
Chapter 4 reviews state-of-the-art work in the area of width parameter 
extraction. The impact of the constituent process steps which define the device in 
cross section are also examined. 
Chapter 5 describes the experiment and presents the topographic profiles 
obtained by SEM cross-section from actual devices. Both process simulation and 
device simulation results are presented. A novel electrical parameter extraction 
technique is proposed to permit direct comparison with the simulation results. 
Chapter 6 contains the results of electrical measurement. The effective width of 
the MOSFET is examined with respect to processing parameters and its sensitivity to 
gate voltage. Detailed analysis of the electrical techniques is performed. 
Chapter 7 is presents the conclusions and a final discussion of the results. 
-12- 
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The isolation regions in any chip are essentially wasted space and it is therefore 
highly desirable to reduce these areas. The function of the isolation region is to 
prevent cross-talk between transistors. In practice however, the demands made on the 
technology are high. Ideally all of the following must be satisfied: 
Negligible leakage current between active devices 
Minimal 'wasted' space 
Controllable process 
No impact on active device characteristics 
Minimal mask offset. 
In some cases, temperature and radiation hard. 
Traditionally, two approaches have been used. One of these uses junction isolation 
and the other oxide isolation. The former was favoured in bipolar technology and the 
latter in MOS. In MOS, the leakage paths are primarily localized at the 
semiconductor surface, so the oxide isolation is preferable. Combinations of these 
two techniques are increasingly used, in both bipolar and CMOS technology and with 
the advent of BiCMOS processes this trend has continued. 
- 15 - 
There are basically two current approaches to VLSI isolation. One provides an 
oxide thick enough to prevent surface inversion and the other is trench isolation which 
is analogous to the junction isolation process, whereby deep trenches in the silicon are 
filled with a dielectric. This more recently developed process has, in solving some 
problems, introduced others of its own, particularly in reducing these leakage paths 
round the interface. 
2.2. Oxidation 
Thermal oxidation of silicon was first proposed in 1959 by Atalla [1] for use as a 
gate dielectric, though it was 5 years later before the problematic ionic contaminants 
were identified and eliminated to establish the process as an industrial concern [2] 
The mechanism of the oxidation process was examined by Deal & Grove [3] . They 
produced a model based on equating the three fluxes as shown in figure 2.1: the flux 
from the gas to the surface, F 1 , the flux across the oxide F2 , and the flux 
corresponding to the reaction at the interface, F3 . 
C*\\\\\  
(a) Gas 	(b)Oxide 
Region (a). Gas dffuses to surface of oxide. 
Region (b). Oxidant diffuses across oxide. 
C 	Region (c). Oxidant reacts at silicon surface. 
(c) Silicon 
Figure 2.1. Deal-Grove Model. 
Three initial equations were used. 






F3 = k 5C, 
where 
h is the gas-phase mass transfer coefficient 
C* is the concentration of the oxidant in the gas 
CO is the concentration of the oxidant in the outer surface of the oxide 
Deff is the effective diffusion coefficient of the oxidant in the oxide. 
dC 
 is the concentration gradient of the oxidizing species in the oxide. 
dx 
C, is the concentration of oxidant in the interface 
ks  is the surface rate reaction constant 
Equating these fluxes produced the linear-parabolic oxidation law: 
0 + AX2 = B(t + ) 
where 
x0 is the oxide thickness grown 
t is the time 
r is a fitting factor for thin oxides 
B is the parabolic rate constant 
B/A is the linear rate constant 
(2.3) 
(2.4) 
B and B/A can be expressed in terms of the parameters in (2.1), (2.2) and (2.3) 
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This model works well for oxides down to about 25 nm and exponential terms 
have been added to extend this model for thinner oxides [4] . It is however a one 
dimensional model and as will be seen the 2D (and 3D) effects play a different but 
important role in the isolation process. 
2.3. LOCOS 
Early isolation techniques used a thick field oxide through which a window was 
cut for the active area, producing a steep transition between active area and field. 
This proved problematic later in the process, giving rise to weak spots in the 
metallization. In 1970, Philips Research Laboratories published a new oxide isolation 
process which took advantage of the difference in oxidation rates of silicon and 
silicon nitride. With a rate of oxidation approximately 2 orders of magnitude lower, 
silicon nitride proved to be an excellent oxidation mask. The process is outlined in 
Figure 2.2. This process for selective or local oxidation of the silicon regions was 
given the acronym LOCOS. - for LOCal Oxidation of Silicon. The advantages here 
are three-fold. 
A better window definition is achieved. 
The field inversion implant is self-aligned to the isolation mask 
Because the oxide is semi-recessed, the thickness can be increased without 
step cover problems. 
The process proved to be the workhorse for the industry, though with the advent of 
LSI, inherent problems became more apparent. The transition region between active 
area and field is not abrupt and is characterised by the 'bird's beak' profile. This 
arises from the diffusion of oxidant under the edge of the nitride mask and thence to 
the silicon substrate where oxidation takes place. The bird's beak feature is 
approximately the same dimension as the thickness of field oxide grown. The rigidity 
S iN 
	
(a). Silicon thernally oxidised. 
Si02 
	
SiN deposited by CVD. 
Si 
SiN 	 (b). SiN patterned and etched. 
Si02 
Si 
(c). Field Oxide grown. 
Si 
Figure 2.2. The LOCOS process 
of the nitride layer can lead to stacking faults in the silicon and enhanced diffusion 
can occur during the oxidation processes. 
2.3.1. White Ribbon 
Another feature of the LOCOS process was the white ribbon. The term was 
used because through an optical microscope it looked like a white ribbon surrounding 
the isolation region, extending about 1 pm into the active area [5] . In fact, it turned 
out to be a thinning of the oxide in the active area. The reduction of thickness of the 
gate oxide introduced a reliability problem, with this region susceptible to low 
breakdown. 
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The mechanism for this phenomena is shown in figure 2.3. 
Si3N4+H20 ->Si02 +NH3 
SiN 
- --------------. 	 Si02 
,.-Si+NH3 -> Si3N4+H2 
H20 	 Si 
Si + H20 -> Si02 + H2 
Figure 2.3. White Ribbon Formation. 
Diffusion of OH or H20 from the ambient to the underside of the SiN layer reacts to 
produce Si0 2 and NH3 . Subsequent diffusion of the NH3 to the substrate enables the 
reaction with the silicon to occur and the formation of Si 3 N4 and H20. The newly 
formed SIN at the substrate inhibits oxidation from occuring. Nakajima et al [6] 
showed a similar effect in the body of the active area, away from the bird's bak. 
Here the NH3 produced at the surface of the SiN layer was seen to diffuse through the 
nitride layer itself to produce defects in the substrate. This problem can be overcome 
in both instances by oxidising in a dry ambient. However, as the field oxide is the 
thickest thermal oxide grown during the process, the time factor is critical. SIN 
etching fails to remove this defect consistently and similar problems are seen when 
the SiN is crystalline as opposed to amorphous [7]. 
The solution to the problem is to use a second, wet, sacrificial oxidation 
performed prior to the gate oxidation [8]. 
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2.3.2. 2-D Profiles 
The importance of the bird's beak transition from active area to field increased 
as feature sizes became comparable to layer thicknesses. Using a similar approach to 
the Deal-Grove 1-D model, Wu et a! [9] developed a 2-D equation relating 
processing parameters to the topographic profile of the bird's beak. Figure 2.4 shows 
the LOCOS profile with the parameter definitions. 
 
Fox 
Lbb 	 tlpad 
Figure 2.4. LOGOS dimensional parameters - 
Equation (2.5) shows an exponential decay of bird's beak height against distance into 
the active area. Five processing parameters can be examined as to their individual or 
combined impact on the profile. 
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As can be seen, similar terms are present in this model as in the 1-D Deal-Grove 
model, with rate limiting terms such as surface rate reaction, diffusion coefficient and 
concentrations appearing. The left hand side relates the ratio of oxidation rate at a 
distance y along the surface of the silicon, under the nitride mask, to the oxidation of 
the unmasked region. The equation predicts an exponential decay of the growth rate 
under the nitride mask. This model proved successful but demonstrated the 
complexity of the processing conditions. An alternative approach was used by 
Guillemot et a! [10] who began with experimentally determined profiles and fitted 
equations to these using empirical parameters. In so doing, another processing 
parameter was included: the thickness of the silicon nitride. The nitride film is 
usually a dense, rigid film. The expanding oxide under the delineated edges lifts the 
nitride resulting in the bird's beak. A thick nitride film will suppress this but too thick 
a film will crack. As may be expected with such a large number of process variables, 
trade-offs must be made. The nitride film must be thick enough to act as an oxidation 
barrier. Thick nitride also acts as a diffusion barrier to the NH3 responsible for the 
defects in the gate oxide [6] and further reduces the bird's beak. 
Using this approach the experimentally observed "step" in the silicon surface as 
a result of the field oxidation could be included. These sharp corners could not be 
predicted from the initial analysis by Wu [9] since no nitride stress effects were 
included in the model. The topographic step, or kink, is seen according to the T/T 
conditions and may impact the electrical performance of the device.f 
Another subtle effect which may only be evident by its consequences on 
electrical characteristics is the stress in the nitride film which produces dislocations 
and defects in the silicon crystal. This is produced, not by the difference in thermal 
expansion of the silicon and silicon nitride, but by coulombic forces arising from the 
t Discussed in Chapter 4. 
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mismatch of the two layers at their interface [11]. This will impact dopant diffusion 
and consequently produce uncertainty in the final device performance. The presence 
of the intermediate pad oxide in the silicon - silicon nitride sandwich acts as a stress 
relief layer to alleviate this problem. Further, direct deposition of nitride onto silicon 
can result in doping of the surface with n-type material during the nitride removal in 
H3 PO4 [12]. 
Guillemot's motivation in this approach was to produce an analytical model for 
computer simulation. Thus a defined range of interest of input parameters was 
necessary to produce a look-up table. The sole advantage over the numerical models 
available is in the CPU time. However the disadvantages is in the limited range of 
usefulness. Current numerical simulation models incorporate stress effects of both 
nitride and oxide. The evaluation of stress in the nitride layer can be measured across 
the wafer according to the amount of wafer bending, but this value can increase 
dramatically when the wafer is patterned, resulting in different, localised stress 
values. 
Oxide has till now been modelled as a non-viscous, incompressible material. 
However it has been recognised that the oxide may flow at temperatures around 
950°C [13] . Viscous flow will relieve the stress in the oxide layer and reduce the 
number of point defects introduced into the substrate and the subsequent impurity 
diffusion. Point defect diffusion is orders of magnitude greater than substitutional 
diffusion and consequently must be minimised, to allow control at small geometries. 
The number of input processing parameters which influence the bird's beak 
profile means that a lot of experimental work is necessary to produce a definitive 
calibration table. Table 2.1 shows the qualitative interactions between the major 
parameters 
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Parameter T,l' TN 1' kj' Temp 1' F0 1' Press 1' 
Lbb 
ox  
Table 2.1. Effect of process parameters on bird's beak. 
2.3.3. 3-D Proffles 
The compressive pressure of the nitride mask, which causes the retardation of 
the oxide growth below the mask edge, can be seen to vary according to the pattern 
etched in the film. Van der Plas et al [14] demonstrated possible geometrical cases 
whereby the bird's beak profile will vary across the circuit. These are identified as 
Convex corners where the oxidant can diffuse from a greater solid angle thus 
increasing the oxidation rate at this corner. 
Concave corners where the solid angle open to the oxidant is reduced causing a 
reduction in the bird's beak. 
Narrow mask features which are more resistant to bending thus reducing the 
beak length 
Narrow mask openings, which were also studied by Mizuno Ct al [15] and 
results in a field oxide thinning but maintains the length of the beak. 
Hand-in-hand with the effect of reducing the solid angle open to the oxidant is an 
increased resistance of the mask to bending. These results are seen in the hole and 
island structures studied by [16] and are shown in figure 2.5. One consequence of this 
is that packing density will be severely impacted, since the extension of the bird's 
beak at the corner may be 2-3 times that of a long mask edge. 
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(a). Extended Bird's Beak. 	 (b). Reduced Bird's Beak. 
Figure 2.5. Geometry Dependent Bird's Beak 
A final parameter impacting this feature is the etch back of the oxide after field 
oxidation. Since this is usually done with a wet isotropic etch, etching beyond the 
surface of the silicon can be rapid, and can have serious consequences on the 
electrical characteristics of the transistor. Thus a compromise must be reached, 
whereby the etch-back leaves a small bird's-beak in the wide openings to avoid over-
etching the narrow openings. 
2.4. LOCOS Alternatives. 
2.4.1. General 
The drive for alternatives was motivated by the length of the bird's beak. Since 
this feature was approximately lum, the drawn active area size would of necessity, 
have to be larger to achieve the dimension on the wafer. i.e. incorporating 1pm loss 
of feature size on either side of the active area, set a +2pm offset on the drawn 
dimension. Further, as shown by Mizuno [15] oxidation windows below 1pm showed 
a sharp attenuation of field oxide thickness. Therefore, on purely topographical 
grounds the minimum pitch must be 3pm greater than the desired final active area 
width. Since this 3pm serves no other function than isolating active devices, it is seen 
as an undesirable overhead. 
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Because of these limitations other approaches have been suggested. The option 
of producing a planar process was an attractive one, since the subsequent layer 
depositions would avoid step coverage problems, and eliminate potential weak spots. 
The alternatives can be classified into 2 main groups. The first of these consists of a 
silicon etch prior to field oxidation, whereas the second uses a polysilicon buffered 
layer which can be selectively oxidised to produce the field oxide. 
2.4.2. Silicon Etch Processes 
The option of etching the silicon prior to field oxidation to provide a more planar 
structure was presented by Appels et al in the original LOCOS paper [17] . This 
opened the possibility of creating mesas, either by silicon etching or by successive 
oxidation and oxide etching. Bassous et a! [12] studied both recessed and semi-
recessed oxides with a view to planarising the surface and minimising the bird's beak. 
Optimum conditions were seen to be a 5 run pad oxide and a 200 nm nitride film 
when using fully recessed oxide. The silicon etch process used KOH to 
anistropically etch the substrate to leave the sidewalls exposed to the field oxidation. 
Thus, although the bird's beak was minimised the characteristic profile remained. 
Chui et a! [18] employed a similar approach, using plasma etching to recess the 
silicon substrate. The SideWall Masked Isolation technique[19] eliminated the white 
ribbon problem and produced a more planar surface. In this case the exposed silicon 
sidewalls are oxidised and coated with a second silicon nitride and planar etched to 
leave the pad oxide and nitride on the active areas and sidewalls before undergoing 
field oxidation. However this structure is susceptible to the dislocations symptomatic 
of the thick nitride structures previously discussed. Since the second nitride film 
coats the sidewall, the thickness of the film perpendicular to the substrate is equal to 
the size of the step (= 330nm). Volume expansion due to oxidation under these 
sidewalls encourages stress defects in the silicon substrate. 
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The problem was attacked by sloping the sidewalls, in a controlled etch process, 
thus reducing the effective thickness of the second nitride perpendicular to the oxide 
growth. However, by requiring a slope in the silicon prior to field oxidation, the 
minimum drawn isolation width will be constrained by the etched depth and the angle 
of the slope. 
The Sealed Interface Local Oxidation, (SILO), tackles the bird's beak problem 
by depositing nitride directly onto the silicon surface before the pad oxide and 
masking nitride. Silicon etching recesses the substrate prior to field oxidation. 
Excellent planarity is achieved and the bird's beak is eliminated [20] . However, the 
stability of the active area has still to be proved. 
In each of the above cases, the presence of SiN is required to eliminate the bird's 
beak. However, the nature of the film is conducive to stress dislocations in the 
substrate, which may increase greatly when patterned and etched [18, 211 . These 
defects give rise to 
Excessive junction leakage 
Device degradation 
Reliability problems by providing deep recombination centres 
Trench, or BOX, isolation uses the silicon etch but does not incorporate silicon nitride 
in the process. Here the isolation region is back filled once the exposed silicon 
surface has been sealed with a dielectric and the entire structure is etched back to 
from a planar surface [22] . This technique poses 2 major problems. One is in the 
stray leakage paths along the trench sidewalls. The other is in satisfactory planarising 
the range of topographic profiles which are present over the circuit. 
Figure 2.6 shows the 2-d profiles of these structures before field oxidation. 
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Figure 2.6. Isolation Profiles. 
2.4.3. Poly Buffered Processes. 
Using a nitride film to reduce the presence of the bird's beak produces stress 
along the perimeter of the active area possibly causing defects which may lead to 
junction leakage and/or low breakdown. The use of a polysilicon 'sandwich' layer 
between the silicon oxide and silicon nitride has been proposed as a way of 
minimising these effects [23] . Figure 2.7 shows the generic process for which there 
are two alternatives. In the first instance the polysilicon film is thick enough to 
provide the entire field oxide. This leaves a non-recessed oxide and corresponding 
large steps in the transition region. The stress effects of the nitride film are then 
absorbed in the oxidised polysilicon instead of the silicon substrate. Consequently a 
thicker nitride film can be used, to minimise the bird's beak. Alternatively, a thinner 
polysilicon film may be used and consequently a thinner nitride film, which recesses 





Figure 2.7. Poly Buffered Process. 
conventional LOCOS. In neither case is any evidence of the white ribbon effect seen. 
Optimised values of the three stack layers [24] suggest values for the pad oxide, 
polysiicon and nitride as 20 nm, 55 nm, 150 rim respectively, while compromising 
the restrictions due to stress dislocations arising from the thicker nitride films. 
As with conventional LOCOS, the final topographic width is dependent on the 
etchback prior to gate oxidation. However the thinning of the field oxide must be 
compensated by a higher channel stop implant. This added etchback can extend the 
width of the active area by as much as 0.4 pm over the conventional poly buffered 
process and has been successfully applied to the manufacture of 0.5gm CMOS 
technolology [25]. 
2.4.4. Other Options 
Whilst the isolation technologies described above are the most commonly used, 
they are by no means complete. Oxynitrided layers act as oxidation inhibitors [21] 
but are prone to problems similar to the SILO structures. Epitaxial silicon has also 
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been used [26] to form device islands in an approach similar to SOT [27] . Another 
area of isolation research is in implantation, whereby oxygen is implanted deep in the 
silicon by high energy implantation to provide an SOT structure [281. 
The common disadvantage that these alternatives suffer is the increased 
complexity of processing, an option which does not sit well with high volume 
manufacture. This is reflected in the reluctance for volume manufacture to switch 
from the LOCOS process. Whilst other options have been presented, the viability of 
the original LOCOS process is demonstrated by current processes such as that of 
AT&T which operates a 1.5 um active area/isolation pitch. 
2.5. Summary 
Chapter 2 has reviewed the more common isolation processes and highlighted 
some of the inherent difficulties. The range of options reflects the importance of the 
isolation process in the I.C. performance. This is of ever increasing relevance as 
geometries continue to shrink. One of the difficulties in assessing the strategies 
chosen is the large number of input parameters for any one option. A second problem 
is need for electrical testing. The effects of isolation technique on the electrical 
parameters may be difficult to interpret and of course can only be done at the end of 
process. Thus the process matrix to encompass even a few parameters involves a 
great deal of further work before devices are ready for electrical characterization. 
The most popular of the isolation processes, however, is the LOGOS process which 
will be used as the vehicle of study for this thesis. 
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The workings of semiconductor devices lie in the theories of solid state physics. 
The fundamental structures of solids determine their electrical properties. The 
transition from the good conductors (e.g. metals) to good insulators, is the realm of 
semiconductors. Their ability to conduct electricity to a varying but controllable 
degree, means that their potential as electronic components is vast. The techniques 
used in wafer fabrication allow very precise alteration of the semiconductor 
properties. Understanding the physics behind this necessitates an awareness of the 
quantised nature of the energy levels, or bands, in the semiconductor. For the 
duration of this discussion the semiconductor will be silicon, though the qualitative 
arguments are applicable to any semiconductor. 
3.2. The Crystal Lattice 
At OK the silicon substrate is an array of well-ordered silicon atoms, held 
together by valence electrons forming a pure covalent bond. The electrons are held 
firmly in place, and charge neutrality is observed. At temperatures greater than OK, 
the lattice vibrates due to thermal energy and electrons 'shake' free. If the motions of 
the electrons can be coordinated, then a flow of current can be achieved. 
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3.2.1. The Fermi Energy 
Quantum physics tells us that the energy levels in an atom are discrete. Only 
specific energies are permitted within one atomic structure. At OK the maximum 
energy of a ground state electron is given by EF, called the Fermi energy. At 
temperatures greater than OK, the energy distribution of electrons is given by the 
Fermi-Dirac disthbution, 
f(E) = e(c)maT + 1 	
(3.1) 
This equation gives the probability that an orbital at energy F will be occupied. At 
absolute zero, 1i = EF. 
I€) 
12 




in units of 10' K 
Figure 3.1. The Fermi-Dirac Function [ 1 ] 
Figure 3.1 shows the Fermi-Dirac distribution function as a function of energy at 
different temperatures and to a first order in T, we may replace the chemical potential 
by the Fermi energy, EF. The Fermi energy can be related to the electron 
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which can be re-arranged to give the total number of orbitals of energy :9 E, 
N = 	
(2mEF )312 
3g2 1. 112 	 (3.3) 
The number of orbitals per unit energy range is then given by dN/dE, 
D(E) = 	() 
21r2 	
Eht2 	 (3.4) 
3.2.2. Energy Bands 
The concept of energy bands is an important tool in understanding the 
mechanisms of current transport in semiconductors.t In extending the above to a 
single crystal lattice, we see that standing waves are set up within the crystal wherein 
no solutions of the Schroedinger equation are found [11 . Thus forbidden regions or 
band gaps within the energy distribution are produced, leaving bands of permitted 
energies on either side. The nature of these energy bands dictates the properties of 
the material, categorising it into conductor, semiconductor or insulator. The crystal 
behaves as a metal if one or more of the bands is partly filled (10% - 90%), an 
insulator if the bands are entirely filled or entirely empty, and a semiconductor if all 
the bands are entirely filled except for one or two bands slightly filled or slightly 
empty. In silicon this band gap is 1.12eV. 
t An alternative approach using contact potentials is given in reference 2. 
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3.2.3. Intrinsic Carrier Concentration 
Consider figure 3.2, representing a silicon lattice. 
Figure 3.2. The Silicon Lattice. 
Each silicon atom is bonded to 4 other atoms, using valence electrons in a covalent 
bond. At OK, there are no free electrons and the semiconductor is a perfect insulator. 
At temperatures above OK, thermal vibration dislodges electrons which are free to 
roam throughout the lattice. Atom A is one such atom which has lost an electron. 
Therefore there is a positive charge associated with A. The vacancy created by the 
freed electron may now be filled by an electron from a neighbouring atom. This in 
turn leaves atom B with a net positive charge which may be neutralized by the same 
process whereby a neighbouring atom, C, donates an electron. Thus we can see that 
there are two mechanisms for transporting charge around the lattice. 
The motion of free electrons, each carrying a single negative charge 
The motion of valence electrons in the opposite direction, from bond to bond, 
at each stage leaving behind a single positive charge. 
It is convenient to think of this second mechanism as the motion of positively charged 
'holes' in the opposite direction. (The commonly used analogy is that of bubbles in a 
liquid). If a hole and electron meet in a lattice then they undergo what is termed 
recombination, whereby they annihilate each other. In a pure, or intrinsic, lattice at 
room temperature, the concentration of these free carriers is 1.45 x 10 10 cm 3 . The 
density of silicon is 5 x 1022 atoms cm 3 . Therefore only about 3 atoms in every 10 13 
contribute an electron-hole pair. In the intrinsic semiconductor every electron which 
breaks free is matched by a hole. Let the concentration of electrons be n and the 
concentration of holes be p. Then since these occur in pairs, 
n=p=ni 	 (3.5) 
where n, is known as the intrinsic carrier concentration. 
3.2.4. Law Of Mass Action 
It is convenient to calculate this parameter n 1 , in terms of the energy levels, E, 
Ev and a,, the chemical potential. in semiconductor physics ,u, is called the Fermi 
level, EF. First we calculate the number of electrons per unit volume excited to the 
the conduction band. This is given by n where, 
00 
n = I D(E)f (E)dE 
	
(3.6) 
D(E) is given from (3.4) and f(E) is the Fermi-Dirac distribution function (3.1). The 
integral therefore becomes 
00 	1- 	 -.312 
E'12 
E' 	L h2  j 	1 + eEF)/kBT 
dE (3.7) 
where m e  is the effective mass of the electron. 
At temperatures of interest, where E - EF >> JCBT, the Fermi-Dirac distribution 
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reduces to 
f(E) = eE_EkhIT 	 (3.8) 
The integral is easily evaluated to 
n = NceEc_ET) 	 (3.9) 
where 








Because a hole is the absence of an electron, the distribution function for holes 
can be written as 
fh = 1 - e(EFEv)IkBT + 1 	
(3.11) 
Using a similar approach then, yields the hole concentration in the valence band 
p = Nve_T 	 (3.12) 
where 
mh is the effective mass of the hole 
Nv is the effective density of states in the conduction band 
and 
12 2j2lrmhkBT f N = L 	h2 	 (3.13) 
The product of (3.9) and (3.12) is known as the Law of Mass Action 
2lrkBTf 
= 2{ h2 
	
(mCmh)312eC_Ev8T 	 (3.14) 
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This is a useful expression since the result is independent of the presence of 
impurities. The only assumption is that the material is non-degenerate. viz, the Fermi 
level is > 3kB T away from the edge of the conduction or valence band, within the 
bandgap. From (3.5) 
n = p = n1 
Therefore, 
I2JTk B T f /2  
ni = 2{ 
h2 	
(memh)3/4eEc_1k8T 	 (3.15) 
Thus the intrinsic carrier concentration depends exponentially on the temperature. 
Also since n = p. equating (3.9) and (3.12) for an intrinsic semiconductor gives 
EF = E+E +k8T1n(Mh)-!- 	 (3.16) 
which places the Fermi level very close to the middle of the band gap for the intrinsic 
semiconductor. 
3.2.5. Impurities 
Because the product of electrons and holes is a constant, introducing added 
quantities of one must reduce the other. This simple observation has profound impact 
in practice. It possible then to enormously reduce a carrier concentration by addition 
of the opposite type. This phenomenon is known as compensation. Figure 3.3 
demonstrates the mechanism of doping of a crystal lattice. 
Figure 3.3(a) shows the pure silicon case. Figure 33(b) shows the presence of 
an atom (boron) from group ifi in the periodic table and 33(c) the presence of an 
atom (arsenic) from group V in the periodic table. Since silicon lies in group IV, in 
neither case will there be a complete matching of bonds. In the case of boron with 3 
valence electrons, an extra electron is 'accepted' to form 4 covalent bonds around the 
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(a) 	 (b) 	 (c) 
Figure 3.3. The Doped Lattice. 
boron atom and a positively charged hole is created in the valence band. The silicon 
is then p-type because of the addition of a positively charged carrier and the boron is 
known as an acceptor. In the case of arsenic an electron is lost or 'donated' from the 
valence band to the conduction band. The silicon is then n-type because of the 
addition of a negatively charged carrier and the arsenic is known as a donor. Since at 
room temperature most donors and acceptors are ionised, charge neutrality can be 
expressed as 
n+NA=p+ND 	 (3.17) 
In an n-type semiconductor 
(3.18) 
and in a p-type semiconductor 
PNA 	 (3.19) 
Equations (3.9) and (3.12) can be re-arranged to provide the relations 
E - EF = kBT In 
n ) 
('i 	 (3.20) 
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and 
EF -EV = kBT in(!) 	 (3.21) 
which using (3.18) and (3.19) become 






EF EV = kBT In 	 (3.23) 
(NA) 
The conclusion of this is to shift the Fermi level relative to the conduction or 
valence bands according the to quantity of dopant introduced. Figure 3.4 shows the 
related energy band diagrams for the intrinsic, p-type and n-type cases. 
Ec 
Ec 
Ec 	 Ei 
_______EF 
Ei 	 Ev 
Ev 
Ev 
n-type 	 intrinsic 	 p-type 
Figure 3.4. Energy Band Diagram for p - type, n - type and intrinsic silicon. 
An alternative approach yields an equivalent expression whereby the concentrations 
are expressed in terms of the intrinsic carrier concentration and the intrinsic energy 
level 
n = n1e_Ej8T 	 (3.24) 
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and 
p = n1ei_Ek8T 	 (3.25) 
In the limiting case where the Fermi levels are shifted because of excessive 
carrier doping to a few (- 3kB T) of the conduction band, then these equations are no 
longer valid and the material is said to be degenerate. 
3.2.6. Conduction 
-• 	If the motion of the free carriers can be coordinated then a directional current 
can be achieved. The can be done by applying an electric field E. The motion of the 
carriers under these conditions is complicated because they accelerate, coffide and 
accelerate again in discrete charge packets. Further, recombination will occur. 
Generally there are two mechanisms for current flow: drift current and diffusion 
current. 
3.2.6.1. Mobility and Drift velocity 
The following discussion assumes no recombination. Assume a current I, is flowing 
in the semiconductor shown in figure 3.5 
a 
I 
Figure 3.5. Current Flow 
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The average time taken for a charge to cross the region is defined as . The motion 
of the carriers caused by the E field is known as the drift velocity Vd. The value of 
this velocity depends on 
the type of semiconductor 
the type of dopant 
the type of carrier 
the concentration of the carrier 
the temperature 
When a carrier is accelerated through a high electric field, the subsequent loss of 
energy to the lattice becomes dominant and the velocity is said to saturate. Below 
this, the velocity is proportional to the electric field and the constant of 
proportionality is known as the mobility, p. For silicon a low electric field is 
<0. 3V/m for electrons, and < 0. 6V/m for holes. In general p = aT_x, where a and x 
are constants.[2]. Analytic models have been developed to express the reduction of 
the bulk mobility with the introduction of dopant [3, 4]. The introduction of dopant 
reduces the mobility according to [2] t 
p = m 1 N 1 T 3 '2 	 (3.26) 





where a is the length of material through which the current flows. 
tlt should be noted that here we have discussed the bulk mobility. Pa,  which is not equivalent to 
the surface mobility 
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TI = (3.30) 
Therefore for a fixed voltage, V. and mobility u, the transit time, t, reduces as the 
length increases. The dependence is a square law, reflecting the two reasons for this. 
As a increases the carriers have further to travel 
As a increases, E, (= V/a), reduces. 










which is equivalent to Ohm's Law where nqy 	is the resistance of the 
material. 
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3.2.6.2. Diffusion Current 
Where a non-uniform distribution of particles exists, then there occurs a 
phenomenon known as dfJusion. i.e. wherever there exists a concentration gradient 
the motion of the thermally stimulated particles tends towards a uniform distribution 
over time. This is not due to electric fields. As may be expected, the higher the 
concentration gradient, the higher the diffusion current. In fact, it can be shown [2] 
that in the absence of an external electric field, 
in = On 	 (3.33)
an 
ax 
for electrons and 
jP  = —qD 1, 	 (3.34)
ap 
ax 
where J is the current density, n and p refer to electron and hole concentrations and 
D is the diffusion coefficient. The total current density made up from the two 
mechanisms of drift and diffusion can be written as 





J = in + Jp 	 (3.36) 
The diffusion coefficient can be related to the mobility through the Einstein Relation 
[2]: 
Dn 





3.2.6.3. Minority Carrier Lifetime 
If the equilibrium is disturbed such that n1 2  * np, then the tendency is to return 
to the equilibrium. This can be seen in the case of an n-type semiconductor under 
illumination, whereby carriers are generated at a rate dp/dt, equal to the net 
generation minus the recombination. Recombination processes can be modelled by a 
parameter known as the minority carrier lifetime (2,, r). whereby the nett rate of 
recombination, U, is proportional to the number of carriers generated under 
illumination, p,, minus the number of minority carriers in equilibrium, p [5].  The 
constant of proportionality is given by r, such that 
U=--(p—p) 	 (3.39) 
rp 
The processes for recombination are complex, either by direct band-to-band, when an 
electron in the conduction band recombines with a hole in the valence band, or by 
trapping between the bands, when an electron or hole capture by a suitable donor or 
acceptor occurs in the semiconductor. This term must be included however in the 
current continuity equations 
ap  = VJp - Up 	 (3.40) 
3.3. The P-N Junction Diode 
If a region of silicon is selectively doped with an n-type dopant, and an adjacent 
region doped with p-type dopant the resultant siructure will produce what is known 
as a pn junction. Figure 3.6 shows the schematic. 
Here we have assumed that the n-type region is more highly doped than the p-
type, and that the transition from one to another is abrupt - the so-called abrupt or 
step junction. In this structure electrons will diffuse from the n side across the 
boundary to the p side. Similarly holes will diffuse from the p to the n region. In so 
Figure 3.6. pn Junction Diode 
doing, these carriers leave behind a charged ion of opposite polarity. Therefore the n 
region close to the boundary becomes an area of fixed positive charge. Similarly the 
p region close to the boundary becomes an area of fixed negative charge. As this 
process progresses, the electric field between the charged ions increases, in such a 
direction as to oppose the further diffusion of the carriers. Eventually the process will 
stop when the electric field across the junction balances the diffusion flux. The region 
within which the electric field builds up is approximated as being completely depleted 
of carriers, and enclosed within sharply defined edges. This then is called the 
depletion approximation, and the ionised region is known as the space-charge or 
depletion region. The equilibrium condition can be viewed using energy band 
diagrams. Figure 3.7 shows the energy bands across the pn junction. 
In equilibrium no current flows between the two regions. Differentiating 
equation (3.24) 
an - , raE 	dE1 l 
(3.41) 
The nett flux of electrons is given by (3.35). Using the Einstein relationship in (3.37) 
we see that in the absence of an external electric field, (E = 0), 







Figure 3.7. Energy Band Diagram For pn Diode. 




Therefore the Fermi level must be constant throughout the regions. The relative 
positions of the valence and conduction bands can be obtained from eqs (3.22) and 
(3.23), whereby the n-type region shows a shift together of the conduction band and 
Fermi level as the n-type dopant increases, and a similar drawing together of the 
valence band and Fermi level in the p-type region. Crossing the boundary, then, 
implies a change of potential. This value is given by the difference in the conduction 
band, or valence band potentials of either side and is known as the built-in potential. 
For the step junction, this can be evaluated from figure 3.8 as 
qV bi = E - (qV. + vp) 	 (3.44) 
and can be solved {2] to give 
(N A  ND 











Figure 3.8. Field and Potential Across pn Diode. 
In thermal equilibrium, the electric field in the neutral regions is zero. Therefore 
the total charge /unit area on either side of the junction must be equal and opposite. 
i.e. 
NDX fl = NAx 
	
(3.46) 




p(x) - h(x) + ND(x) - NA(x)] 	(3.47) aX2 
e3L 
which approximates to 
a2v - 	





NA for -x:9x:9O 	 (3.49) 
Referring to the coordinates of Figure 3.8b, this produces a solution of the form 
E(x)='" 	
x) 	
for 0<x:!gx,, 	 (3.50) 
qN(x + x) 
E(x) = - 	 for - x :9 x <0 	 (3.51) 
Es 
The maximum field Em is at the point x =0 and is given by 
IE 
= qNx qNX 
- 	 m 	 (3.52) 
Integrating the electric field over the depletion region, solves for the potential 





V bi  = Em 14' = Em (Xn +xp) 
	
(3.54) 
where W is the total depletion width, W = x, + x. 
Eliminating Em from equations (3.53) and (3.54) gives 
 [ ~E, 
= 	+ NDJV 	 (3.55) NAND 
Figure 3.8 shows the charge, electric field, potential distributions and energy band 
diagrams for this structure. The same analysis (solving Poisson's equation) can be 





3.3.1. Reverse and Forward Bias 
The application of an electric potential across the junction alters the energy band 
diagram according to the sign and quantity of the voltage. If the n-type region is 
positively biased, then the potential drop across the region is simply the sum of the 
built in voltage and the applied voltage. As a result of this, the width space charge 
region on both sides of the junction will increase (in fact the width increases as the 
square root of the sum of the applied voltage and the built in voltage [2]).  Figure 3.9 









Figure 3.9. pn Diode Under Reverse Bias: 
Since the junction is no longer in equilibrium, the Fermi level is no longer constant 
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throughout the silicon. In the limiting case the junction will breakdown. There are 
three modes of breakdown possible 
Thermal Instability 
This is particularly relevant in semiconductors with small bandgaps. High 
reverse bias across the diode, increases the reverse current and consequently the 
junction temperature. At a critical voltage, this temperature causes an increase 
in the reverse current producing a negative resistance and the diode will be 
destroyed. 
Zener (or tunneling) 
In this case the electric field is so high as to transfer a valence electron from one 
side of the junction directly to the conduction band on the other side. In silicon 
the critical value for this to occur is 106  V/cm when N =5 x 10171cm 3 . This 
form of breakdown may be recoverable. 
Avalanche breakdown (or impact ionization) 
This is the more likely breakdown mechanism in regions where the doping 
density is low. In this case an electron gains sufficient energy from the applied 
field to cause electron-hole generation on coffision with a lattice site. The 
resulting electron-hole pairs are then swept apart by the electric field whereby 
the same collisions and results may occur, forming a chain reaction. Thus the 
junction may not recover when the field is removed. 
In silicon pn junctions with breakdown voltages less than 4Eg/q, the mechanism is 
found to be tunneling and with breakdown voltages greater than 6Eg/q, avalanche. In 
between these voltages a mixture of the two breakdown mechanisms is found to occur 
[2]. 
The application of a forward bias acts to reduce the barrier height and the depletion 
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width. The effect is to build up the carrier concentration to increase the concentration 
gradient such that the balance with the drift component term in the equilibrium case is 
no longer observed and a net current flow is created. The pn junction is still in 
existence, though the current flow is opposing the electric field in the space charge 
region. To determine the value of the current, it is necessary then to determine the 
concentrations of electrons and holes. At this point it is useful to introduce a new 
parameter, the quasi-fermi level or imref. This is defined as the value which, when 
substituted in place of the Fermi level, gives the concentration of that carrier under 
non-equilibrium conditions. 
3.4. The Field Effect Transistor 
The FET is a unipolar multielectrode semiconductor device in which current 
flows through a narrow conducting channel between two electrodes and is modulated 
by an electric field applied at a third electrode. FET devices differ from junction 
transistors in that the current flow is dominated by one carrier instead of two. Within 
the group of PET transistors, two further classifications are possible. One is the 
junction PET (also called the JFET), and the other is the insulated gate PET (also 
called the IGFET). 
3.4.1. The Junction FET. 
The junction PET passes current along a resistive channel which is flanked on 
either side by two highly doped regions of opposite type to the channel. Biasing one 
end of the bar (called the drain end) causes a current flow along this region. The 
current then can be modulated by application of a bias to the highly doped regions. 
Figure 3.10 shows a layout of this device. 
The current flow can be controlled in either of two ways. In each case a voltage 
is applied to the drain end to set up a potential difference along the channel. Two 
gate - 




I _i1 source drain 
961,11 
gate 
Figure 3.10. The Junction FET. 
opposing effects are present. An increased drain voltage will cause an increased 
current according to Ohm's Law. However, Ohm's Law is only valid with constant 
resistance. The increase in the drain current will extend the depletion regions around 
the gate-drain junctions. This has the effect then, of reducing the width of the channel 
available for conduction at the drain end, which in turn increases the resistance. Thus 
the resultant current produced by the applied drain voltage will deviate from the linear 
Ohm's law relationship through a reduction in the expected drain current. At some 
critical voltage these depletion regions will extend from either side of the gate regions 
until they meet at the drain end of the channel as shown in figure 3.11. 
gate 
Figure 3.11. Pinch-off In WET 
This voltage is known as the pinch-off voltage, since beyond this value no 
increase in current is seen. At this point the current is said to saturate. The reason 
for this, is that the extension of the depletion region is largely into the drain region 
rather than equally into the gate region (the higher of the two concentrations), and the 
increased potential is dropped across the depletion region, thus limiting the potential 
at the source end to be equal to the pinch-off voltage. This is analogous to the 
condition of the abrupt step junction discussed in §33. Alternatively the current flow 
can be modulated by applying a high enough voltage to the gate regions, again 
extending the depletion regions causing a reduction of the channel width and a 
'pinching' of the channel. This has the effect of reducing the 'starting width' of the 
channel, before increasing the drain voltage to the point of saturation. This condition 
is shown in Figure 3.12 
ftlllt(i drain 
gate 
Figure 3.12. Gate Modulation Of JFET. 
3.4.2. The IGFET 
The basis structure of the igfet is shown in figure 3.13. A semiconductor wafer 
has two regions of opposite polarity diffused into it to form the source and drain 
regions. An insulator is formed on the surface between these two regions. The third 
electrode is placed on top of the insulator, through which a controlling electric field, 
perpendicular to the channel connecting the source-drain regions, can be applied. 
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This device has several common names currently in use, the origin of which often lies 
with the technology available at the time: the metal-insulator-semiconductor transistor 
(MISFET. MISfl;  the metal- oxide- semiconductor transistor (MOSFET, MOST); the 
metal-nitride-oxide-semiconductor (MNOSFET, MNOST); In the case of the 
MOSFET, the insulator is silicon dioxide. Early fabrication processes used metal as 
the gate electrode material. The introduction of polysilicon as the gate material did 
not warrant a name-change, and the term MOSFET is perhaps the most widely used 
(even if the device is actually an MNOSFET). The most general term is the igfet. 
However the focus of this thesis is on (poly gate)MOSFETs and this terminology will 
be used hereafter. 
3.4.3. The 2 Terminal MOSFET. 
The MOSFET can be studied by examining the component structures separately. 
In the first instance, the 2 terminal structure, or the MOS capacitor, while existing as a 
separate entity within integrated circuits, forms a functional block within the MOS 
transistor. The MOS capacitor has been the subject of extensive research [6] and has 
a history of being a problematic fabrication process [7] . This has arisen because of 
EWE 
the complexity of the semiconductor surfaces and thus the capacitor has proved a 
valuable tool in analysing these surfaces and interfaces. Figure 3.14 shows the 




Figure 3.14. The 2 Terminal MOSFET. 
The capacitor acts as a switch between the source and drain by modifying the surface 
type accordingly. The capacitance of the structure is composed of the oxide 
capacitance plus a contribution from the substrate. The substrate contribution will 
depend on the voltage applied to the upper gate electrode. Before this is investigated, 
though, it is necessary to consider the nature of the materials used to fabricate the 
capacitor. 
Work Functions 
The work function of a material is the energy required to remove an electron 
from the fermi level of the material to a vacuum. This in itself is very difficult to 
measure. However if two materials are brought together, the much more useful 
parameter, the work function difference, can be used. If the material (in this case a 
metal), were connected to the substrate then charge would flow till the potential built 
up would counterbalance the difference in work functions. This term when applied to 
the MOS device is given the label q. Table 3.1 shows some relevant work function 
differences used in MOS processing. By applying a suitable voltage to the gate 
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Gate material to 
Substrate material N = 1014 cm 3 N = 1018 cm3 
Al to n- -0.36 -0.15 
n + to n- -0.52 -0.35 
Al to p- -0.81 -0.95 
n+top- -0.96 	1 -1.20 
Table 3.1: Work Function Differences in IC Processes. 
electrode, the energy bands can be aligned across the insulting gate dielectric. The 
bending of the bands, which corresponds to a spatial concentration distribution at the 
surface as opposed to the uniform bulk, is then reduced, until the bands at the surface 
are brought into alignment with those in the substrate. This voltage, known as the 
flat-band voltage, VFB, is related to the difference of the work functions and fermi 
levels such that 
VFB = 0. - = 0. 	 (3.56) 
or since 0 = E/q 
VG=EFmEFS 	 (3.57) q 
Oxide Charges 
Oxide charges also contribute to the characteristics of the MOS capacitor. These 
charges can be considered to consist of four components. [6] 
Im 
Oxide fixed charge, Q1 . 
This exists very close to the Si - Si0 2 interface due to the mechanism of oxide 
formation and is found to be independent of oxide thickness or substrate dopant 
type or concentration. 
Oxide trapped charge, Q01. 
This can exist throughout the oxide, but usually at either of the interfaces and 
can be acquired through radiation, photoemission or by high-energy carrier 
injection from the substrate. 
Mobile ionic charge, Qm 
Contamination of the oxide in the form of small mobile usually positive ions 
(commonly sodium or potassium) plagued the early fabrication processes. This 
has to a large degree been controlled by a cleaner process and by a technique 
known as gettering, whereby the introduction of oppositely charged ions, 
(notably chlorine or phosphorus) immobilise these charges. 
Interface trap charge, Q. 
Also known as fast surface states, these charges exist at the interface and are 
caused by incomplete bonding of the substrate silicon with the thermally grown 
silicon dioxide. For this reason, the crystal orientation <100> is often preferred 
in the substrate silicon as this minimises the concentration of atoms present at 
the surface to form the silicon dioxide. 
The nett effect of these oxide charges on the MOS capacitor can be aggregated in a 
term Q0, assumed to exist at the oxide-silicon interface. The number of these 
effective interface charges is around 5 x 1010  cm 2 in modern controlled processes 
and is always positive. This is equivalent to a charge density of 0. 8uC cm 2 
The 2-terminal MOS device can then be viewed as the sum of two series 








Figure 3.15. Capacitance Model Of 2 Terminal MOSFET. 












The parameter C' is dependent on the charge distribution in the silicon substrate, 
which in turn is a function of the applied field. To evaluate this we must solve 
Poisson's equation for the system (§ 3.4.4). 
Consideration of the energy bands, however, allow us to qualitatively examine 
the substrate conditions, classifying the results into 5 distinct categories. These are 
shown in the energy band diagrams of figure 3.16 where for the sake of clarity a p-
type substrate is assumed. Deep in the bulk the Fermi level is shifted towards the 
valence band according to (3.23) 
EF — E V =kB Tln(fr-) 









(e) Strong Inversion 
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Figure 3.16. Energy Band Diagrams For 2 Terminal MOSFET. 
carriers, since the oxide charge is positive. This effect is localised at the surface. 
Therefore, this depletion is seen as a bending of the energy bands relative to the fermi 
level, reflecting the reduced concentration of holes in this region. The energy bands 
of the two electrodes are further misaligned because of the work function difference. 
Consider now the 'ideal' case i.e. where there exist no charges in the oxide in the 
work function difference between the gate and the bulk is zero. The voltage on the 
gate is then swept from negative to positive. The reaction of the energy bands in the 
substrate can be easily arrived at. 
(i) Accumulation 
When the gate voltage is negative, electrons will be driven away from the 
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surface in favour of the accumulation of holes. Thus the valence band at the 
surface will bend toward the fermi level again in accordance with (3.23) and 
shown in 3.16(a) 
Flat band 
As the gate voltage swings positive, the opposite effect is seen. In the first 
instance, the bands bend the other way, until at some point in the transition, the 
flat-band condition is seen as shown in figure 3.16(b), where the fiat band 
voltage is reduced byfrom that given in (3.56). 
Depletion 
Beyond the flat band condition, the surface starts to become depleted of holes as 
the applied gate voltage becomes more positive. This depletion regime exists 
while 0 <'' <cbF where cv is the surface potential (Figure 3.16(c)). 
Inversion 
When the intrinsic energy level crosses the Fermi level at the surface due to the 
applied positive gate voltage, then the onset of weak inversion is said to occur, as 
the Fermi level is then shifted closer to the conduction band than the valence 
band, shown by figure 3.16(d). When the intrinsic level crosses the Fermi level 
by the same amount, OF, as the bulk then strong inversionf is said to occur. This 
is shown in Figure 3.16(e). 
f This definition is somewhat arbitrary and may vary acccrding to source. Further discussion takes 
place in Chapter 4. §4.2. 
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3.4.4. General Analysis Of The Two Terminal MOSFET 
A more rigorous analysis of the MOS capacitor can be performed using 
Poisson's equation. This allows us, through charge conservation, to solve for the 
potential and electric field as a function of depth in the substrate. This makes use of 
the equations developed in §3.2.5. viz. 
n(y) = n 0eF_mBT 
and 
p(y) = p0e1_ET 
Using the potential in the bulk as the reference, and defining the Fermi potential, OF , 
as 
OF E
l - EF 
= 	 (3.60) 
q 
and introducing A' 
(3.61) 
kBT 
allows the concentrations n and p to be written as 
n = ne" 	 (3.62) 
p = pe' 	 (3.63) 
where no and p0 , are the bulk concentrations and çp-(y) is referenced to the bulk. The 
charge density at a distance y in the substrate, including holes, electrons and ionized 
acceptor ions (for a p-type substrate) is given by 
p(y) = q[p(y) - n(y) - NA] 	 (3.64) 
In the bulk the charge density is zero, so p0 - no  = NA. 
Substituting this into (3.64) and using (3.62) and (3.63) gives 
p(y) = q[p0e' - p0 - n0e'" + n0 ] 	 (3.65) 
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which reduces then to 
p(y) = q[p0(e" - 1) - n0(e" - 1)] 	 (3.66) 
Poisson's equation in 1D states 
d2 çii 	p(y) 
(3.67) d 2 E 
Substituting for the charge density 
- 	 d2qi 
dy2 
In a p-type material p0 
d2w 
dy 2 
Equation (3.25) states 
= - [p(e'W - 1) - n0(efl'W - 1)] 	 (3.68) 
Es 
NA and from the Law of Mass Action, no = n121NA. 
- -- [N(e' —1) - - (e' - 1)] 	 (3.69) 
Es 	 NA 
p = n1e_T 
which on substitution of (3.60) and (3.61) becomes 
p = ne' 	 (3.70) 
In the bulk, 
P—NA 	 (3.71) 
Therefore 
NA = ne 	 (3.72) 
and so 
	
n, 2 = NA 2e 2P#F 	 (3.73) 
Eliminating ni from (3.69) yields 
d2çv = 
 - q [NA(e" - 
	NA 2 
dy2 Es 	
1) - -h-- 	- 	(3.74) 1)]  
which reduces to 
am 
NA[e°" - 1 - e 2 F(e(Y) - 1)] 	 (3.75)  
ECS dy2 - 
Multiplying both sides by 2 div/dy and recognising that 
dyi d2 u d 
2_.=-_) 	 (3.76) 
produces 
2 d (dylJ = - 
N[e 	— 1 — e2(e 	- 1)12 
dl)z' 
- 	(3.77) 
dy dy 	 dy 
















RHS =_ 'L.N A f [e-flv (y ) 	
5
- 1 - e 2 	V F(eP(Y) - 1)12 	dy 
Now since V, =0 at y = 00, and v = '(y) at y, introducing the dummy variable, u' 
gives 
W(Y) 
RHS = —2 NA f 	e2F(e"(Y) - 1)]dç" 
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(y) 
= —2 NA1—fl' e' - '( y) - e-2POF(fl_1 e' - 
s 	L 
= —2 	NA [ — fi-' e-"v IY )  - 	 - e_2P (fi-1 efly'(Y) - V, (y)) 
Es 
+fl_1  + 0 + e2(fl - o)] 
= —2 -- NA[fl_i(l - e ' ) - '(y) - e_2 F(P_iefiW(Y) - w() - Es 
= —2 NA[_ fl e 	- (y) + fl' - e_2 (fl_l 	- (y) - fl_ i)] 
Es 
= 2 -q NA [fl_ 1 e_fl 	+ w() - fl' + e_2P 	W 
(fl_I 





2 -- NA 1  [,6-1 e flvf(Y)  + '(y) - fl 1 \E5 	) 
+e2 
()6-1 
	- çv(y) - fl')I 
1/2 	
(3.78) 
The electric field deep in the bulk equals zero. Therefore, assigning a value of 
Q to the total semiconductor charge per unit area, and E5 to the value of the electric 
field at the surface permits us to write 
E5 = 	 (3.79) 
Es 
E5  an be obtained from (3.79) by substituting y'5  for çv(y) to produce 
1f2 
=2qEsN{fl_1W: + - fl + e_ 2 /(fl_1 e r" - 
e_15 
	
- fl_i)] 	(3.80) 
This then lets us view the total semiconductor charge as a function of surface 
potential.t This is plotted in figure 3.17 
Os 
Figure 3.17. Total Charge vs Surface Potential 
This is valid in all regimes (accumulation, depletion and inversion). The variation of 
the potential çv(y) as a function of y can be obtained by numerical integration of 
(3.69) and then direct substitution of this into (3.62), (3.63) and (3.79) yields the 
dependence of n, p. and E as a function of y. Useful results can be obtained by 
approximating for the specific terms in (3.79) according to the substrate condition as 
follows. 
Referring to figure 3.16, we can see that values for surface potential relative to 
the bulk can be used for the 5 regions shown. The most important condition to 
consider here is the inversion region. The surface becomes inverted when the 
intrinsic energy level at the surface crosses the fermi level. i.e. I'I > ØF. For 
commonly used substrate doping levels (1012 - 1016cm 3 ), the Fermi potentials are 
f It should be noted here that this is only valid in 1D. i.e. this assumes a lateral unifcnity. Further 
discussion of this takes place in Chapter4. 
approximately between 91fl and 161fl.  i.e. 18/fl <2cF <32/fl. Neglecting the 
negative exponential terms in (3.79) gives 
112 
Q(; = 	 - fl_ i  + fl e1i_2] 	 (3.81) 
The total charge per unit area below the oxide is the sum 'of the charge in the 
inversion layer per unit area, Q, plus that in the depletion region Q. 
(3.82) 
Values for Q'1 and Q'B  can be obtained by integrating the expressions for carrier 
-'  concenirations obtained from equations (3.24) and (3.25). A convenient and widely 
used approximation however is the charge sheet model, whereby the inversion 
charge is assumed to be contained in an infinitesimally thin region below the gate 
oxide. The bulk charge then can be found by assuming that n =0 in formulating Q, 
thus eliminating the fourth term within the square bracket in (3.79), and again 
omitting the negative exponential we obtain 
Q'B = —sJ2qNe(yi'5 - fl_ i112 	 (3.83) 
whereupon 
112 
QI = 	 - fli + fl1efl(Yfs2#F)) - ( cv - ØF)12] 	(3.84) 
Often the fl term is omitted with little loss of accuracy. It it easy to see that the 
presence of the exponential term in (3.84) will dominate as soon as > 20F. 
Therefore a large change in the inversion charge is needed to cause a small change in 
the surface potential. This relationship is shown in figure 3.18. Ideally we wish to 
relate the gate voltage to the substrate conditions. To do this we must consider the 
charges in the system and their corresponding potentials. Consider the system shown 




Figure 3.18. Inversion Charge vs Surface Potential. 
I 	Vgb 
Q o 
Figure 3.19. Oxide Charges In MOS Capacitor 
VGB = Om, + /'aT + "s 	 (3.85) 
Also by charge conservation 
QG' + Q~ + Q'B  + Q1  =0 	 (3.86) 
and 
Qc; = Cip0 	 (3.87) 
where 
Q'0 is the aggregate charge per unit area in the oxide 
-71- 
C is the oxide capacitance per unit area 
Recognizing that 




VGB = VFB + II'S + 	+ P_i ei2) 	 (3.89) 
Where the term y, is defined as 
112 






and is known as the body effect coefficient. Applying this to (3.90), neglecting the 
exponential term whenever it becomes negative yields 
VGB = VFB + 1/IS  + 	 (3.91) 
By defining a value of 	a value V, 0  = VGB, can 	be also defined. Where the value of 
> 2, the exponential term will dominate. However, figure 3.18 demonstrates 
that small changes in y, cause large changes in the inversion charge. Stating the 
converse, large changes in the inversion charge are necessary for a small change in the 
surface potential. Therefore, the surface potential is relatively insensitive to changes 
in VGB beyond the a critical value of w. Equations (3.84) and (3.85) cannot be solved 
explicitly to express Q'1 as a function of VGB. A numerical substitution [8] however 
yields a plot as shown in figure 3.20. From this it can be seen that the transition to 
strong inversion is not a sharp function. V,0 is therefore known as the extrapolated 
threshold voltage, though the value çv, is undefined other than being greater than 
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to 
Figure 3.20. Inversion Layer Charge vs Gate Voltage. 
3.4.5. The Three Terminal Device 
Modifying the two-terminal device, by adding an n + region at one end creates 
the structure shown in figure 3.21. 
Figure 3.21. The Three Terminal Device. 
Here the n + dram region is connected to the inversion region formed by the potential, 
VGB, applied to the gate relative to the bulk, causing the channel to invert. If the drain 
region is now biased positively, attracting electrons out of the structure, then the 
tendency is for the inversion layer to shrink. If the drain bias with respect to bulk, 
VDB, is big enough the channel will disappear completely. To restore the inversion 
layer an increased potential, VGB + VDB must be applied. Therefore the electron 
concentration in the inversion layer is not controlled solely by cv, but by ly, — VDB. 
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Therefore (3.55) can be re-written as 
n(y) = n0 e " 	 (3.92) 
The assumption is made that holes do not contribute to the current flow to allow 
(3.63) to remain as is. Poisson's equation then can be written as 
[p0(edl'W - 1) - n0(eP''W - 1)] 	 (3.93) 
dy2 - 
In a similar fashion to the above section discussing the two terminal structure, the 
solution yields the following: 






 eflyl(Y)-VDB - cv(y) - i_1e_PVDB)I 	 (3.94) 
Q(y) =-2qeN) 112 
112 
+ w(y) - 	+ e2 
(ri 
e,6V'(Y)-VDB - ( y) - P_le_PVDB)] (3.95) 
The bulk charge can be approximated to 
Q 'B = - -42qeN-%/ 	 (3.96) 
In the inversion region, given by Q - Q, 
1(2 	
1121 = I2 	+ -' e2'&J - 	
] 	
(397) 
The gate voltages can also be written as 
112 
VGB = VFB + cv3 + 	+ ff e2'] 	 (398) 
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3.4.6. The 4 Terminal Device. 
With the above results we can now derive the equation for the drain current in 
the MOST. Consider an incremental 'slice' of the region of flow as shown in figure 
3.22 
Ax 
Figure 3.22. Drain Current Derivation. 
The component due to one slice, d10 , is 
dID  = dIdfl (x, y) + dlthff (x, ') 	 (3.99) 
To evaluate the drift component, (3.32) can be used where the following substitutions 
are made. 
b—*W 
v—a v' 5 
a - x 
c -3 dy 
The drift component is then 
dldflft (x,y) = (Wdy)qin(x,y) aw(x, y) 	 (3.100) ax 
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and the diffusion component from (3.34), where, defining, ØT = kT/q, then 
D=qr4u,and 
an(x, y) 
d1 (x, y) = —( Wdy)q4uØ, ax (3.101) 
In a similar fashion to (3.62), at an arbitrary point in the channel n will be given by 
n(x, y) = n 0e' ' (3.102) 
where V(0) = VSB and V(L) = VDB and V(x) is assumed independent of y. 
Therefore, on differentiating (3.93) 
an(xY).Pfl(X ra(x, y ) dV(x)1 
ax 	














To find the total drain current, we must integrate the 'slices' of current, from the 




 qJn(x,y)dy 	 (3.106) 
YS 
This integral then is simply the inversion charge, Q'1, at a point x in the channel. 
Therefore 





L 	 VDR 
f 
 d (x) 
IDdx = f uW(—Q' 1 )  (3.108)dx 




4u(—Q' 1 )dV(x) 	 (3.109) JSB  
This is a general expression valid over all regions of operation. Different formulae 
are possible according to the evaluation of Q'1. To obtain a working model, the 
condition of strong inversion is examined. As with the two terminal structure, certain 
relationships are valid; viz. 
	
VGB =VFB+c(FS 	 (3.110) 
Q'G + Q'Q + Q1 + Q'B =0 	 (3.111) 
Q'G =C'ox lI/ox 	 (3.112) 
Q'B =_yC'0 ,4r7 	 (3.113) 
Q
1
1 = 	- VFB - - riJ 	 (3.114) 
We define a parameter, VCB(x), 
VCB(x) = p(x) - 	 (3.115) 
where OB  is the arbitrarily defined potential in inversion. Therefore 
= dy 	 (3.116) 
and (3.113) can be written as 
= —yC(Ø, + V BC ) la 	 (3.117) 
This can be substituted directly into (3.109), recognizing that VCB (0) = V, and 
VCB(L) = VDB. 
JDjj/iCox J (VG,11_VFB_WS_7.PPJdI/FS 	(3.118) 
çv,(x) 
Integrating this and using çv(x =0) = VSB + OB and cv(x = L) = VDB +05 yields 
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ID = ;i C'j(VGB -VFB  0B)(VDB  -VSB)- (VDB _VSB) 
- r( + VDB) 3 — (05 + VSB)] 	 (3.119) 
This can be further reduced using the identities VGB = V J5  + VSB and VDB = VDS + VSB 
to 
= /tc 'OX [v - VFB - OB)VDS - Vs 
- y( + VSB + VDS)3a -(OB  + VSB )312] 	(3.120) 
This expression, although providing reasonable accuracy, is often too complicated for 
circuit simulation. An approximation can be made by taking a Taylor series 
expansion of (3.120) around the point VCB = VSB [8] to give 
1 
=- V:)VDS - 	 (3.121) 
where 
VI = VFB+OB+Y -SJØB+VSB 	 (3.122) 
3.5. Ion Implanted Channels 
Frequently the substrate between source and drain is implanted with dopant to 
adjust the concentration in the substrate primarily to fix the threshold voltage. This is 
the preferred option to raising the substrate doping which would have the same effect, 
though would also increase the source and drain junction capacitances. The general 
effect of these has been investigated by [9, 10] for a variety of dopant profiles where 
the integral of the dopant must be evaluated. 
ME 
3.6. Summary 
Chapter 3 has discussed the basic device physics necessary to understand the 
operation of the MOST. Attention has been paid to the threshold voltage derivation, 
which is one of the fundamental parameters in device characterization. The 
assumptions and approximations used in the derivation have been highlighted, and 
will be seen again in the results presented in chapters 5 and 6. The cunent equation 
for the MOST has been derived and approximations made to produce a commonly 
used working model. 
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Chapter 3 dealt with the basic physics of the MOS device and related structures. 
These were idealised cases, which are seldom, if ever, achieved in VLSI process 
fabrication. The sharp edges which delineate the features are, in reality, imprecise, 
ambiguous and open to a variety of interpretations. This arises through process 
variations, fundamental physical limits and originally in ill-defined terminology 
which is itself a consequence of approximations in model derivations. The attempt to 
close the ioop between the drawn dimension and the final values of the circuit 
parameters has forced model refinement and a greater understanding of the physical 
processes as a consequence of the fabrication techniques. Current circuit simulators 
require process determined values as input to predict the circuit response. The 
popular program SPICE, for example can require up to 19 parameters for the level 3 
model [1] such as threshold voltage, mobilities, oxide thickness, surface inversion 
potential, junction depth, overlap capacitances, width and length effects on threshold 
voltages etc. These parameters are model specific and their values must be derived 
from measurements on.fabricated devices. Interactions between parameters make the 
extraction technique at best difficult and at worst ambiguous. Consequently it is 
possible to extract parameters which are not physically meaningful even though they 
accurately model the device characteristics. The trade-off lies in encoding simple 
models for ease and speed of operation whilst also making them sufficiently precise to 
achieve accurate results. The method used to extract parameters then, is critical in 
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achieving these objects. Equally so is the definition of the parameters in the first 
place. 
4.2. Threshold Voltage. 
The primary, and most ambiguous parameter within the SPICE range is the 
threshold voltage. The previous chapter described the origin of the 'backwards 
extrapolation' technique for the threshold voltage. This is but one definition which 
has the advantage that it is easily measured. Akers [2] has reviewed six of the most 
common definitions. These are 
the inversion charge density is equal to zero 
the channel current is linearly extrapolated to zero for the linear region of the 
MOSFET 
the channel current is quadratically extrapolated to zero for the saturation of the 
MOSFET. 
the channel current is a small constant value normalised by the length to width 
ratio 
a specified mobile charge level at the virtual cathode 
the surface potential y', is equal to 20F,  where ØF  is the bulk Fermi potential. 
Widely different values can be obtained according to the definition used. The 
inherent assumption in all of the above is the topography of a flat device. This is 
perhaps most easily seen in the sixth of Akers' definitions. The assumption here is 
that the surface potential is constant throughout the width of the device. The edges of 
the device however are not fabricated as they are drawn. For example, the transition 
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from active area to field region is determined by the interaction of the doping profiles, 
oxide thickness and topographic structure of the device itself. Whilst the influence of 
the first of these is self-evident, the last has proved to be an area of confusion. Initial 
publications showed a reduction of threshold voltage with width [3, 41 . Later the 
opposite effect was seen [5]. This anomaly was resolved when the width dependence 
of the threshold voltage was investigated, in relation to the isolation technique 
employed during fabrication [6, 7]. 
In some instances, the threshold has been defined as the gate voltage necessary 
to produce 1 uA regardless of width [8] . However it is obvious that doubling the 
width of a device will double the 'small' current. Asenov [9] redefined the 'small 
current' as current per unit micron of device width in two of his V 1 definitions. 
However the definition of the device width is itself ambiguous. 
4.2.1. Width Dependence Of Threshold Voltage. 
The influence of device width on threshold voltage has been studied [3, 4, 9-11] 
and the threshold voltage has been observed to increase with decreasing device width. 
To understand this phenomena, it is necessary to view the device in a 21) cross-
section as shown in figure 4.1. In the ideal case the depletion region is limited to the 
area under the gate oxide. In reality this is not so. The reason for this is that field 
lines emanating from the edges of the gate electrode terminate on ionized substrate 
atoms outwith the region directly below the gate. Thus the voltage needed to invert 
the region is higher than that predicted in chapter 3. The degree to which this fringing 
field affects the threshold voltage is determined by three factors: 
(a) 	the oxide thickness gradation 
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/ Actual Depleon Boundary 
Ideal Depleüon Boundary 
Figure 4.1. Depletion region in cross-section 
the doping profile transition 
the surface silicon topographic profile 
If the device is very wide, then the percentage effect of the fringing field is small and 
little effect is seen. If the device is narrow, the edge effect plays a proportionately 
higher part in the operation of the device. A device is defined as narrow [2] if the 
width of the depletion region is approximately equal to or greater than the width of 
the device. In this case, the portion of the depletion region outwith the 'flat' gate 
contains a quantity of charge which must be incorporated into the depletion charge 
used in the V, calculation (3.91). Increasing the gate voltage causes a further spread 
of the depletion charge out from the gate region. The shape containing this 'extra' 
charge has been approximated by Akers [2] as a triangle, quadrant and square, of 
which the last gave the best fit to experimental data. All of [3, 4, 9-11] however, 
assumed uniform substrate doping. Further refinement was seen with analytical 
IRM 
models including tapered oxide and a field doping encroachment assuming a linear 
concentration gradient toward the channel [12] By calculating the charge in this 
extension, and the capacitance of the structure, the threshold voltage shift was 
obtained by dQ/C. 
The analytic approach is limited to approximations of the three factors stated 
above. The advantage however is in the development of simpler models for SPICE 
implementation. e.g. the level 3 model makes the assumption that the 'charge shapes' 
are ellipsoids where the ratio of the minor to major axes is given by the fitting 
parameter ö [13]. 
The assumption of constant surface potential in the charge extension models 
limited their usefulness to large gate voltages. Numerical modelling removed many 
of the inherent approximations of the analytic approach. In this case the surface 
potential is allowed to vary according to lateral position [14] and in [10] was not 
pinned at 2F.  The inversion region could then be examined at low gate voltages, 
including the surface potential variation. 
The variation of surface potential when considered by Sugino [15] threw up an 
the anomalous threshold variation according to the last of the three parameters named 
above viz; the silicon topography. Sugino predicted a decrease of the threshold 
voltage with width reduction, according to the slope angle of the recessed oxide. This 
reduction of threshold voltage with width was called the 'Inverse Narrow Width 
Effect', and was further investigated by Akers [5, 16] An analytic expression was 
obtained by considering the effect of the converging electric field lines on the sidewall 
of the recessed structure. Thus it was seen that a sharp corner on the substrate could 
act in the same way as a lightning rod, providing a focus for electric field lines. 
Therefore, the definition of surface potential as a threshold voltage necessitated a 
surface position at which the potential is quoted. This anomalous behaviour also 
showed that the device edges conducted current before the rest of the channel [17] 
IM 
This is the opposite to that found for non-recessed structures. The intermediate case 
of the semi-recessed device could show either result according to the slope angle of 
the transition region. This of course meant that the definition of threshold voltage 
which relies on the surface potential, could no longer be used for narrow devices, 
where the range of uniform surface potential was vanishingly small. 
4.2.2. The Parasitic Field Transistor 
As discussed in section 4.2 of Chapter 2, the maximum packing density is 
obtained by a trench or box isolation process. Cross-talk between parasitics can 
occur, however along the trench sidewalls, where high interface charge may exist as 
the crystal orientation changes from the lower surface concentration normally chosen 
to reduce this effect. This is seen to a lesser extent with semi-recessed processes, but 
is difficult to quantify due the very small physical dimensions over which the leakage 
paths exist [18] . The trend towards steeper wall angles to increase the packing 
density meant that in the extreme, an angle close to r/2 could delineate the field from 
active area. As discussed above, this can lead to the INWE because of field lines 
crowding at the top corner of the device. Around the same time that this phenomenon 
was discovered, the same reasoning concluded the existence of the opposite effect in 
the thick field parasitic device. 
Between two unrelated diffused junctions, there exists the field oxide, across 
which may pass a section of interconnect, creating an unwanted MOS transistor. To 
maintain isolation, the field oxide is made thick enough, (normally at least 10 times 
the gate oxide) and the substrate further doped to prevent inversion in the channel. 
The structure of this device is shown in figure 4.2 As can be seen the gate electrode 
must invert the region between the source and drain. The electric field lines 




Figure 4.2. Electric Field and Potential Across Device Width. 
This effect was studied by Goodwin [19] who showed that the diverging field lines 
cause a thinner depletion layer under the corners, where the depletion layer is more 
spread out and contains less charge than in the centre of the channel. Thus the 
potential at these corners is weaker than the rest of the channel. This effect is only 
seen when the junctions are either removed from the corners lateraily or are shallower 
than the field oxide below the silicon surface. These potential 'low spots' invert last, 
after the channel centre and because they are in series with the rest of the device, they 
prevent conduction occurring in the channel till the gate voltage is beyond that needed 
to invert the channel centre. Thus they raise the thick field threshold voltage. 
-87- 
This contrasts with the opposite effect in the thin gate oxide device where the 
corners are in parallel with the channel centre, and can turn on first, providing the 
sub-threshold leakage current. The topographical structure of these two devices is 
seen then to play a governing role in the current characteristics. The dependency of 
the field isolation on the recessed silicon has been studied in 2D simulations [20, 21] 
but both the corner and the recessed oxide have been difficult to quantify 
experimentally [22, 23]. 
To fully incorporate the width variation of the actual device into a predicted 
current model requires 3D simulation. Thurner, [24] has shown that the shape of the 
transition region is a major contributor to the drain current. This was done by 
assuming analytic shape functions of the birds beak profiles in the LOCOS process, 
characterised by a parameter, BEAKL, the distance between the gate oxide and the full 
field oxide. The gradient of the slope was shown to be mirrored in the potential 
distribution down the transition region, although the study did not incorporate the 
field implant. 
Finally the doping profile can have as great an impact on the edge characteristics 
as the oxide thickness and the topographic profile. However, the concentration profile 
and the topographic profile are invariably linked, particularly in the LOCOS process. 
Asenov [9] used an analytic model for the surface topography and numerical 
modelling of the dopant distribution to study enhancement and depletion devices, and 
extract the voltage dependencies each case. The voltage was defined in terms of the 
current which was normalised to the drawn width of the device. 
4.3. Device Width 
Intuitively, the device width is the lateral extent of the conducting channel, and 
will usually be different from the drawn dimension. However, it may also be different 
IPM 
from the final measured dimension on the wafer. By definition, the width of the 
conducting channel can only be measured electrically. To do this, the channel 
characteristics must be interpreted according to equations which describe the I - V 
relationship. 
4.3.1. The Series Resistance. 
To interpret the measured data in terms of the I - V equations, the parasitic 
resistance external to the transistor must first be eliminated. Equation (3.121) in 
Chapter 3 relates the drain current to drain voltage. 
ID 
w 1 




This can be approximated when the drain voltage is low such that VDS << VGS - V, to 
ID = ;i yC(V5 - Vt)VDS 	 (4.2) 
The drain voltage has been assumed to act over the channel region only. However, as 
shown in figure 4.3, there are other resistances present. In series with the channel 
resistance there are resistances arising from 
External wiring 
Silicon contacts 
Source/drain sheet resistances 
2.362 
(iv) Current crowding from/to the inversion layer 
G 
S 	 Jl w 
VDS  
Figure 4.3. Source and Drain Series Resistances. 
If the collective resistance of these is denoted as R, on either side, then, 
VDS = VDS + 2RID 	 (4.3) 
where VDS is the voltage dropped across the channel only. The drain equation then 
becomes 
ID= i lic ,(vas - Vj(VDS - 21Dl?s) 	 (4.4) 
The measured resistance is given by 
'I 
V 
m - DS  
1 D 
(4.5) 
and from (4.4) 
Rm2R5+ 	
L 	
(4.6) w ox 
Re-arranging this and substituting Rx for 2R, 




This equation provides a means of extracting the series resistance, by plotting 
V g1 1  against Rm . Other methods are described in [25-27] . Then the I - V 
characteristics of the device itself can be obtained. 
4.3.2. Mobility Modulation 
A further modification is also made to (4.1) whereby the mobility term in the 
equation is replaced by an effective surface mobility. The surface mobility is 
different from the bulk mobility due to interaction with the interface where the 
surface roughness can cause scattering, and the interface traps can hold and release 
carriers [8]. Further, the presence of a perpendicular electric field, in the form of the 
applied gate voltage can modulate the surface mobility. The surface mobility, y 5 is 
given by [28] 
As = 1 + OEeff 	 (4.8) 
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where 
i' is the low field surface mobility 
0 is the experimentally determined mobility degradation coefficient. 
Eeff is proportional to the perpendicular electric field and can be approximated 
as V. 
Incorporating this into (4.7) yields 
R x 
 = Rm - L(1 +OV g1 ) 
(4.9) 
W IboC x V gt 
and therefore 
R x  =Rm  - A ___ -
A0 
- 	 (4.10) 
WV g: W 
where 
L 
The effect of including the mobility modulation term has a large impact on the 
parameter extraction. It should be noted that relating R m to Vf' does not explicitly 
yield the series resistance, R x  and thus invalidates the technique described from the 
previous section. 
IMM 
4.3.3. Width Definitions 
As with threshold voltage there are several definitions of device width. Ideally 
only two would be expected: the drawn width and the final width. In reality there are 
4 possible modes of operation within which to define different width parameters. 
These are defined as follows. 
The Drawn Width. 
This is simpiy the reference as used by the designer. 
The Topographic 'Flat' Width. 
This was a measure of device width considered by Asenov [9].  Here the width 
was defined as the extent of the gate oxide region, before the onset of the birds beak 
encroachment. This was rejected as a possibility because of the difficulty in 
measurement and the destructive nature of the test. This method, however, is 
employed in length measurement by Karnett [29] whereby the sample was cleaved 
using scribe marks to locate the area of interest and snapping the wafer between a 
plexiglass sandwich. Agreement to within 0.1 pm with different electrical tests was 
obtained, and highlighted the necessity of calibration against the approximations in 
the device equations used in the extraction routines. 
The Electrically Extracted Width 
This technique uses device models which, through judicious measurements, 
allow the effects of the discrete parameters to be extracted, and through this, values 
for these parameters themselves. Ma and Wang [11] proposed a technique based on 
the assumption that the drain current was proportional to the device width. By 
plotting one against the other, the intercept on the width axis, corresponding to zero 
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drain current, gave the width loss, A W. This relationship is seen in (3.121) in chapter 
3, and established a technique to extract the relationship between the drawn 
dimension and the effective electrical width. Several devices of constant length and 
varying widths meant that all parameters but the width in (3.121) could be held 
constant thus permitting a unique 'ds  vs W relationship. Equation (3.121) is valid 
only for the transistor operating in the linear regime. The same technique was used 
by Chung [13] who developed an I-V model based on semi-empirical parameters 
extracted from experimental data. 
The Modelled Width 
Voss & Engl [30] extended the work of Ji & Sah [14] to consider the dependence 
of the depletion region under the gate on the applied gate voltage for two different 
isolation techniques. Here the width was defined as the point along the channel 
where the electron concentration was equal to the doping (the start of inversion). The 
use of a 2D process simulator provided another meaning for the width of a transistor 
[31] where, an effective width, W eff, was defined as 
Weff 
f n(x)dx 
= 	 (4.11) 
where 
n is the carrier concentration in the channel area 
n is the uniform) carrier concentration in the centre of the channel. 
and the integral is performed from one end to the other end of the gate along the 
channel width. The outcome was an applied voltage-above-threshold, V8, 




Figure 4.4 The Weff - V relationship 
that the effective width is predicted as being most sensitive to VGS variations at values 
just above threshold, where V g1 is just above zero. This was explained as the 
extension of the depletion region down into the birds beak, but limited by both the 
field implant and the increased oxide thickness of the birds beak. The same 
dependence has not been observed in the case of the trench isolated device where no 
lateral extent of the depletion region could occur. 
4.3.4. Electrical Extraction Techniques 
The V gg dependence of W eff was confirmed by Chia and Hu [32] who measured 
the effect using an electrical extraction technique. The same form of dependence was 
seen despite no allowance being made for the external series resistance which was 
assumed independent of W eff. This is contrary to the work done by Wan eta! [33] and 
Arora [34] who showed the necessity of extracting the series resistance to produce a 
single value of W eff, and by definition showed no variation with gate voltage. The 
latter used the SEM calibration technique similar to that of Karnett [29] as detailed 
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above though no junction staining technique was necessary. In this case the width 
obtained by the SEM value is simply that of the thin gate oxide region. The authors 
plot the measured resistance, R m against Vj 1 , nominally in the range 1- 4 volts and 
extract the slope. From equation (49), 
Rchan = L
eff(l + eVe,) 
(4.12) 
/tOC x Weff V81  
- 	where the length and width have been replaced by their effective values and the 
mobility modulation has been accommodated. The total resistance is given by 
Rm =Rcn +Rx 	 (4.13) 
where RX  is the external series resistance. The slope value is then given by m where 
L eff 
(4.14) 
IioC' W oxcff  
The slope is then multiplied by the width and the result plotted against the slope 
according to 




Thus the width loss can be obtained from the slope of the new graph. 
S . 
The work of Deen & Zuo [35] differed from previous researchers in that zero 
effective width was not defined at the point of zero current. The authors ignored the 
series resistance values other than that associated with the transition to and from the 
channel inversion region. This technique allowed a value of current to be attributed to 
the transition region in the width direction. Deen & Zuo present no physical modelt 
for this but it is the only definition which distinguishes an "edge width" as opposed to 
the others which incorporate all parameters into an effective width. Again using a 
form of equation (4.9), the series resistance is eliminated and a plot of channel 
conductance against drawn width for different values of Vi,. The value of the series 
resistance then, impacts the further parameter extraction process. At this point it is 
appropriate to consider, in some detail, the work of three sets of authors in the field. 
Their approaches are correlated, from their initial 'D  equation to the final 
equations used in the extraction process. Firstly Suciu & Johnson [36] presented their 
experimental technique to extract the series resistance. Their initial equation 










'D P0C W ,xejj V gg 	/10C,xWeff 	
x 	 (4.17) 
Thus using the approach of Suciu & Johnston the following can be derived 





= W eff V + 	
+ 	 (4.18) 
gt W eff 
Arora et al [34] use as their initial 'D  equation 
- WeffYoC 
'DL(l+OV V 8gDs 	 (4.19) ff 
where again 
VDS = VDS - R 
Substituting then for 17DS. 
ID W
effV gz VDs 	WeffVgz R
X ID 	 (4.20) = A(1 + OVgg ) - A(1 + OV gz ) 
and so 
ff Vgl R x  1_ WeffVgzVDs 	
(4.21) 'D [1 + A(1 + OVgz ) 	A( 1 + OVgg ) 
Rearranging produces 
VDs - A(1 + OV g: ) 	W effR x V gz  1 	
(4.22) - WeffVgg L + A(1 + ol/gt)j 
NEM 
- A(1 + eVg,) 
+ R 	 (4.23) 
- WffV j 
And so from the method of Arora et al, the final equation for R m  is 
R m  = 	+I-+RI 	 (4.24) 
WeffVgt 	 ] 
rAe 	-i 
This equation is identical to that used by Suciu & Johnson. 
Deen & Zuo, however, pair their initial 'D  equations for two different device 
widths to extract the series resistance. 
For the sake of clarity the subscript has been omitted from the effective width terms. 
The subscript D has been used to denote the drawn dimension but otherwise in 
equations (4.25) to (4.36) the quoted widths are the effective widths. 
The initial 'D  equation is 
I= KV I Wl [ VDS - RPO] + 2GP[ VDS - 1 R 0  II 
where 
K= 
A(l +0V 81 ) 
Rpo = R x W 
(4.25) 
S. 
Using a different device width a similar equation can be written 
	
I12 = KV81 W 2[ VDS - 12 RPO] + 2GP [ VDS —12 R0 	(4.26) 
Subtracting (4.26) - (4.25) gives 





KV 8I VD5 (W2 - W 1 ) = (12 J) + KVRpo (12 - 1) 
12 	Il l - 2GpR po - 




('2 — Il) - 
1 
KV 81 (W2 - W 1 ) 
+ 
RPO 
(W2 —W 1 ) 
- 	2GR0 	['2 	Il 
KV g1 (V 2 _W 1 )(12 _I 1 )[W2 w (4.29) 
V0 - 	1 	
+ R
0 - 
('2 1) - KV g1 (W 2 - W 1 ) (W 2 - W 1 ) 
2GRØ F _1 	'2 '1 - 
['2'l iL - w; KVg,(W2—Wl) 	 (4.30) 
Defining F_1 	'2'1 
[12 - - 	
= E and substituting for K 
VDS - A(1 + 0V 81 ) 	R 0 	A(1 + OVgg )2GpRpo - 
- V 81 (W 2 W 1 ) + (w2 —w 1 ) - v,(w2—w1) 	(4.31) 
VDS - 	A 	1 lAO + R 0 1 A(1 + OV gt )2GpRp o - 
211 - (W 2 - W 1 ) Vgg + Lw2 - Wi)] - 	V 81 (W 2 - W1) 	
(4.32) 
The term 	can be justifiably neglected since the ratio of the current to the effective 
width is approximately constant and thus the second term in E approximates to zero. 
If E =0 then, equation (4.32) reduces to 
VDS - 	A 	1 IAe+R 0 ] 
'2'1 	 Vgt  
(4.33) 
Again this is the same form as equation (4.24), that used by Arora et al and Suciu & 
Johnson. This equation can be derived from that quoted in [35] where 
VDs - 1 +KV g1 Rp0 
'D2 - 'Dl - KV(W 2 - W1) 	
4.34) 
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where substituting for K gives 




'D2'D1 =Lw2_wi 	Lw2_wi  I 
The approach taken by Deen & Zuo is to graph VDS(ID2 - ID!) vs V g1 '. Here the 
intercept is quoted as R 0 (W 2 - W 1 ) 1 . It is seen from equation (4.35), that the 
intercept in fact includes the term AO(W 2 - W 1 )'. If 0 were sufficiently small then 
- 	this term may be neglected. (In fact Deen & Zuo quote a non-negligible value of 
- 	value of 0. 1V'). A further complication arises in computing the value of DS  given 
by a form of equation (4.3) 
VDS = VDS - ID(RPOW eff) 	 (4.36) 
However, this requires W eff to be known, unless this is approximated as the drawn 
dimension, limiting the accuracy at small widths. Once the series resistance has been 
extracted, graphs of channel conductance are plotted against drawn widths for 
different values of Vi,. 5 values are chosen around an integer value of V to produce 
5 lines. The intersection of these 5 lines is defined as the point of zero effective 
width, This intersection does not occur at G, = 0 and thus a 'residual' or edge 
conductance is defined. The results of Deen & Zuo produce a relationship between 
AW and V5, such that EW reduces as V increases although the sensitivity of EW to 
V gg increases as Vgi increases, contrary to [30] . The graph produced is of the form 
shown in figure 4.5 
From this the value of AW is extrapolated at V8 , = 0 and is used as a definition 
of 'intrinsic' channel width and 'intrinsic' EW, denoted as iW 0 . Using this definition 




Figure 4.5. LW - V gg relationship[35] 
- W eff/! oC x 
- 	 V gII7DS 	21edge 	 (4.37) L eff(l+OV gl ) 
According to these definitions, edge currents are extracted, where the edge of the 
device is defined by the effective width extracted at Vgt =0. Three sets of devices of 
different drawn widths such that the sum of the two equals the third, allows the edge 
current to be extracted according to 
21edge = 'Dl + 'D2 - 'D3 	 (4.38) 
For this equation to be valid, the device widths must be defined such that 
WD1 + WD2 = WD3 + LW 	 (4.39) 
- 103 - 
This requires the zW value to be known before the extraction process is used. 
Table 4.1 is a summary of the current techniques used and measurements 
obtained in the literature. 
Author Extraction Modelled SEM W = W(Vgt) Edge Currents 
Wan et a! [33] X 
Chia&Hu[32] X X X 
Ma&Wang[11] X 
Voss & Engi [30] X X  X 
Arora et al [34] X X 
Deen & Zuo [35] X X X 
Table 4.1. Current Techniques and Measurements 
Deen & Zuo quoted an edge current, based on an extrapolated width definition. This 
incorporates the topographical and doping conditions present. To identify these 
definitions with the fabricated device it it necessary to examine the process sequence. 
4.3.5. Width Formulation 
The topographical influences of the process occur primarily in the choice of 
isolation technique as discussed in Chapter 2. The dopant profiles are impacted by 
every high temperature step and may be further influenced by those processes which 
change the topography. Using a standard LOCOS isolation, within a silicon gate 
process, certain critical steps can be identified. 
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Step A: Active Area Photo 
A difference between drawn and final dimension is expected to occur in the 
photolithography and etch used to delineate the feature. The definition of the nitride 
layer is usually very good, since the film thickness is much smaller than the drawn 
Iinewidth. However, this photo defines the active area, which is also the first 
definition of the gate width, and thus is the drawn dimension on the mask. Typically, 
the combined thickness of the pad oxide and nitride layers is around 0.3 sum. This is 
usually dry etched, thus retaining the drawn dimension to better than 0.1 /an. The 
option here is to leave the pad oxide or remove it. This has little effect on the 
topographic width but must be considered when implanting the channel stop implant. 
Step B: Field Implant 
Used to prevent unwanted parasitic crosstalk, as discussed in §4.2.2, this also restricts 
the lateral extent of the conducting channel which is one of the definitions of device 
width. A higher dose implant encroaches further into the active area, and a higher 
energy implant removes the concentration from the surface [9] . This latter condition 
is preferred in the case of a boron implant, since the impurity segregation depletes the 
silicon of the implant, negating the effect of using a higher dose. Figure 4.6 shows 
the impurity profiles as obtained by SUPREM3 for two different implant energies 
after a field oxidation resulting in a 1 4um thick oxide. 
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0.00 	 1.00 	 2.00 	 3.00 	 400 
Ditarice (Mcron) 
Figure 4.6. SUPREM3 Simulation of field implants. 
Step C: LOCOS Process. 
The isolation technique is recognised as the major influence on channel width 
variation. During this process several parameters can alter the device width, or affect 
the final electrical measurement. 
The LOCOS profile is impacted by the process parameters as discussed in 
chapter 2. 
The substrate dopant, particularly the field implant, is determined by the 
oxidation cycle as stated in Step B. The amount of dopant present under the 
birds beak towards the active area is determined by the degree of lateral 
diffusion and the amount of oxidation i.e. the length of the birds beak. 
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(ii) Non-uniform birds beak lengths have been reported [37-39] according to the 
width of the nitride mask. As the width reduces, the birds beak increases 
because of the increased resistance to bending of the nitride 'beam'. This 
impacts the electrical extraction technique which assumes constant offset for all 
drawn widths. 
Enhanced diffusion is known to occur due to the high stress at the mask edge 
causing vacancy injection during oxidation. This diffuses the implant both into 
the substrate and towards the channel. 
Section 4.2.2 discussed the effect of the transition angle. Thus the shape of the 
profile may impact the electrical measurements. Guillemot [40] studied the 
profiles over a range of processing parameters and classified these into two 
shapes. These shapes were determined according to the nitride and pad oxide 
thickness combinations used. Figures 4.7 and 4.8 shows the two shapes seen 
experimentally. The shapes are distinguished by the presence of a step in the 
silicon substrate, only seen when the ratio of nitride to pad oxide thicknesses is 
large. 
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Step D: Etchback 
After field oxide, the nitride is removed and the pad oxide is also etched back 
prior to gate oxidation. This etchback is done using an isotropic etch. Therefore, 
overetching can cause an etchback profile as seen in figure 4.9 where the field oxide 
has been removed down the birds beak. This effect will always occur [7] since the 
birds beak thickness is not uniform across the wafer and is smaller for small widths. 
To ensure an etchback to bare silicon for the larger widths, the small devices are 
overetched. This exposes the surface of the silicon, which had previously been the tip 
of the birds beak. In reality, since the etchback is done to ensure complete removal of 
the pad oxide, usually all devices suffer from this, with the small geometries suffering 
more. 










0. 	 1.00 	 ..0 	 3.00 
Distance (rr.crons) 
Figure 4.9. Bird's Beak showing overetch condition 
Step E: Reoxidation. 
This is usually a two stage process, as discussed in Chapter 2. The final 
oxidation is the gate oxide. This again reduces the dopant at the surface, due to 
suckout, and rounds off any exposed corners [41] . Oxidation of a sharp corner 
progresses at a slower pace [42-44] than a planar surface, so an oxide thinning is be 
seen. However, the smoothing of this sharp feature mitigates the effect of the 
enhanced electric field discussed in §4.2.2. If the transition is sufficiently sharp, the 
Inverse Narrow Width Effect is possible according to the degree of overetch and 
reoxidation as long as the gate oxide extends beyond the topographically flat device 
[7]. 
Step F: Threshold Adjust Implant 
The threshold adjust implant which fixes the doping concentration in the centre 
of the device, is stopped by the field oxide at the channel edge. The gradual transition 
of gate oxide to field oxide means that the implant reaches the silicon in a gradually 
reducing amount. The interaction of this and the diffused field implant determines the 
variation of the threshold voltage according to the width [9] . A further, as yet 
unreported, effect can be seen in the doping profile in the silicon substrate in figure 
4.9. In the case of the overetched device, the implant has penetrated the oxide down 
the sidewall. Subsequent diffusion leaves a highspot of concentration, since the 
diffusion of the dopant at the corner is restricted by equal concentrations at the 
surface and down the sidewall. The result is to leave a concentration peak at the point 
where the electric field lines will concentrate as shown previously in figure 4.2 This 
high concentration spot opposes the creation of the charge peaks as discussed in [45]. 
Step G: Thermal Budget 
No further changes in topography occur after this stage, since the gate width is 
sealed by the polysilicon bar crossing the active area. Heat treatments further diffuse 
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the implants, drawing the two together. 
In summary the device width, as defined by the lateral extent of the conducting 
channel, is determined by the interaction of the threshold adjust and field implants, 
and by the lateral extent of the gate oxide. The edge effects may be expected to be 
dominated by the concentrations at the edge of the topographic profile as defined by 
the gate oxide. Some information can be obtained on the topographic width by 
consideration of the standard processing, though device simulation is necessary to 
study the influence on electrical width. The impact of the processing steps A to G on 










1' width increase 
L width decrease 
tL indeterminate 
- no difference 
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4.4. Summary 
This chapter has reviewed the meaning of device width from several viewpoints 
and discussed the measurement techniques. Parasitic effects on thick field devices 
has shown a trade-off situation whereby optimizing packing density can produce 
unwanted subthreshold currents. The transition region therefore has shown itself as 
being crucial in determining characteristics of both devices. Edge effects in active 
devices are influenced by both the topographic structure and the substrate dopant 
profiles. To quantify these effects, a range of profiles under different dopant 
conditions is necessary. To this end, an experiment was run and devices modelled, 
electrically tested and measured topographically. This is described in Chapter 5. 
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Chapter 5 
SEM and Modelled Results 
5.1. Introduction 
The parameters of interest in the device width investigation are the topographic 
profiles at the device edges. To assess their impact, a systematic approach is required. 
These edge profiles are determined by the isolation technique and the LOGOS process 
has been selected for study since it is currently the industry workhorse. Adjustment 
of the LOGOS process parameters, however, can produce the extremes of topography 
which characterise other isolation techniques. The items of interest along the 
transition edge are 
the existence of a corner or step in the silicon 
the length of the bird's beak 
the silicon slope angle from field to active area. 
Others parameters such as the gate and field oxide thicknesses, were held constant. 
To achieve this, two process parameters were varied: the pad oxide and the masking 
nitride. 
5.2. Fabrication 
A test chip of transistors of varying lengths and widths was used as a vehicle for 
this study. The layout utilised a 2 x N pad array, with a 960 4um pitch for ease of 
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probing, in a standard in-house design for SPICE parameter extraction. Three pad 
connections were used to contact source, gate and drain, with sets of three identical 
devices grouped together using the layout is shown in figure 5.1. 
Figure 5.1. Device Layout. 
The minimum drawn width was 1.0 4um, which was approximately the same 




    Width_(urn)_____  
1.0 1.5 2.5 5.0 7.0 10.0 12.0 15.0 20.0 25.0 
5.0 + + + + + + + + + + 
10.0  + + +  + 
Table 5.1. Drawn Device Dimensions. 
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The process was a standard silicon gate NMOS. The full process run is 
documented in Appendix A. The drawn width defines the active area at first photo. 
Therefore the variable parameters are at first photo and thereafter the processing 
remains standard. A matrix of pad oxide and nitride thicknesses were chosen. Oxide 
thicknesses of 0.005, 0.014, 0.025, 0.037, 0.050, 0.063, 0.080, 0.093 wn were 
matched with 6 different nitride thicknesses of 0.037, 0.082, 0.170, 0.330, 0.440,0.55 
sum, to produce 48 samples in total. The gate oxide was .08um and the field 1.0 4um. 
The boron field implant was 2e13 at an energy of lOOkeV and the VT adjust 4e1 1 at 




370 T820 1700 3300 1 4400 5500 
50 3D 5D liD 15D 19D 23D 
140 3C SC 11C 15C 19C 23C 
250 3B 5B 11B 15B 19B 23B 
370 3A 5A hA I 	15A 19A 23A 
500 1D 7D 9D 13D 17D 21D 
630 1C 7C 9C 13C 17C 21C 
800 lB 7B 9B 13B 17B 21B 
930 1A 7A I 	9A 13A 17A I 	21A 
Table 5.2 
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5.2.1. The Process Variations 
The pad oxide is usually not removed before the field oxidation and therefore the 
field implant will normally be through this layer. However in this case, the pad oxide 
thicknesses were variable. Thus, to ensure a common implant energy, and therefore a 
common implant profile, this oxide was etched prior to implant. 
After field oxidation, the nitride and pad oxide were removed in an isotropic 
etch. This is one instance of the etchback process, as discussed in step D in Chapter 
4, §43.5. In the fabrication process, the white ribbon effect was also present and so a 
sacrificial oxidation was performed. A further etchback followed, prior to gate 
oxidation. The combined effect of these etches is to extend the gate dimension down 
the bird's beak as discussed in the previous chapter. This effect is examined in detail 
in the next two sections. 
5.3. Results 1: Topography 
The preparation of SEM samples is a laborious and time consuming process. 
The method of [1] is difficult and improvement was desirable. The problem 
demanded the analysis of 'real' devices as opposed to conveniently sized test 
structures and so the following procedure was developed. The wafers were positioned 
on a dicing saw wherein alignment was sufficient to scribe the wafers to within a few 
microns of the desired location. If the scribe were too far from the feature, polishing 
time became excessive and if too close, then the feature would be lost in the 
subsequent snapping of the sample. 
The wafers snapped easily along the line of scribe and this ensured a good 
perpendicular cleave. The samples were then mounted by wax adhesive to a holder 
which was then placed edge-on to a grinding/polishing surface. The sample was 
polished to a smooth finish. Care must be taken to maintain the angle of cleave, 
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otherwise extension of the profile proportional to the cosine of the cleave angle 
occurs. Once polished, about 0.1 pm of oxide was removed by dipping the sample 
edge into HE The vertical oxide profile was protected from the 1-IF etch by the 
polysilicon gate. This then created a step to improve the SEM image and delineate 
the bird's beak. The process permitted examination of discrete features smaller than 
0.1 1um. 
5.3.1. SEM Profiles 
Figure 5.2. Minimum device. 
Figure 5.2 shows a transistor where the thin gate region has just formed and the 
bird's beaks from either side are almost in contact. 
Figure 5.3 shows a final profile where the etchback down the bird's beak has 
extended the channel. The silicon surface topography is similar to figure 5.2, though 
the isotropic etches have produced a curved device cross-section. 
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Figure 5.3. Channel extension due to etchback. 
Figure 5.4. Suppression of bird's beak. 
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Figure 5.5. Overetch on suppressed bird's beak. 
Figure 5.4 shows the suppression of the bird's beak due to the thicker nitride 
mask and existence of the corner can be clearly seen. 
Figure 5.5 shows a suppression of the bird's beak and an extension of the 
topographic channel due to the etchback process. 
The final bird's beak dimensions as measured by SEM are shown in figure 5.6. 
The contour plot shows the range of Lbb values as a function of Tp,,d and T. The 
maximum Lbb is seen to be about 1.25 sum. Therefore a width loss of 2.5 pm is 
expected and the minimum device the WD = 5 pm transistor. The minimum Lbh  is 
more difficult to assess. Etchback down the sidewalls can in extreme cases, extend 
the 'topographical transistor' to a width greater than the drawn width. 
The shapes as defined by [2] are shown in figure 5.7 where shape 2 devices 
exhibit the corner feature and shape 1 devices show the smooth topography. 
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Figure 5.7. Shape categorisation for bird's beak. 
5.4. Results 2: Simulation 
The process was modelled using the 2D process simulator TSUPREM4 [3] 
The results of this were used as input to the 2D device simulator PISCES [4]. 
TSUPREM4 is a process simulator, which can model oxidation, diffusion and 
implantation in 2D. There are several model options available to the user for each of 
these process steps. Whilst some models sacrifice CPU time for accuracy, others 
reflect the lack of existing data. The processes of interest are oxidation and diffusion 
at the mask edge. There are 5 oxidation models available which can be divided into 2 
analytical and 3 numerical models. The first analytical model uses the Deal-Grove 
Law [5] and a complementary error function to describe the decay of the oxidation 
rate under the nitride mask, akin to that of Wu [6] . Alternatively, a modified 
Guillemot-type [2] model may be used whereby the topographic profile is computed 
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as a function of the field oxide thickness, against Guilemot who measured the final 
shape as a function of the final field oxide thickness. As yet these have not been 
calibrated. 
Of the three numerical models, the so-called vertical model is the simplest. 
Here the oxide growth is constrained to move in the y —direction only. Therefore it is 
unsuitable for the nonplanar 2D LOCOS process. The compress model simulates 
viscous flow during oxidation, but despite its name does not allow large deformations 
of the oxide to occur. It is considerably slower than any of the previous models. The 
viscous model differs from the compress model in that it also calculates stress in the 
oxide. The model fails at large stress values where there is significant compression of 
the oxide. At this point one of the Guillemot models must be used. 
In addition to the choice of oxidation models, the diffusion models allow the 
simulation of point defects, which enhances the dopant diffusion under oxidising 
conditions. The full LOCOS process simulation then is very CPU intensive, but 
necessary to predict the results accurately. The range of pad oxide and nitride 
thicknesses dictated the choice of the numerical model (Shape 1) and the second 
Guilemot model (Shape 2). Despite the option of the Guilemot models, the full 
process simulation proved itself to be beyond the capability of the program. The etch 
model in TSUPREM4 is poor and cannot model the isotropic etching down the bird's 
beak.f 
5.4.1. Process Modelling The Shape 1 profiles were modelled using the compress 
model. Figure 5.8 shows the final profiles of the sample 1A (T = 0.037 pm, 
T,, 7d =0.093 pm). 
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Figure 5.9 . Bird's beak showing overetch condition. 
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The characteristic bird's beak profile can be seen and the reduced concentration 
profile at the midpoint down the bird's beak. This is the area between the field and V 
adjust implants. Where the etchback process has removed the field oxide down the 
bird's beak, a concentration peak can be seen at the (soft) corner, as shown in figure 
5.9 
This effect is more pronounced as the slope angle of the bird's beak increases. 
For the same nitride thickness, but a lower oxide thickness( T = 0. 005um, sample 
3D), the concentration peak as a result of overetching can be seen in figure 5.10. 
For a thicker nitride the same high concentration effect can be seen, shown in 
figure 5.11. Also, where this sample is overetched a more uniform concentration 
profile is observed down the bird's beak, as shown in figure 5.12. 
The reason for this can be seen in figure 5.13 where the diffusion at the corner 
has two components: one from the top surface and one from the sidewall. 
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Figure 5.13. Corner Effect. 
The diffusion away from the corner is inhibited until the diffusion down the 
sidewall reduces the concentration gradient in this direction. The presence of this 
concentration peak raises the local threshold voltage at this point, opposing the 
previously reported Inverse Narrow Width Effect. The varying surface concentration 
can be seen in figures 5.14 and 5.15. The larger bird's beak profiles obtained by use 
of thicker oxide show a greater dip in concentration profile down the silicon slope. 
This is reduced by overetching, which shortens the bird's beak, extending the 
topographical device width. 
5.4.2. Device Models 
The concentration profiles are, in themselves, not sufficient to predict the device 
widths, since the intervening gate oxide also varies in thickness. Therefore resulting 
data files were used as input to the device simulator PiSCES. Keeping a substrate 
earth contact, the gate was biased incrementally and Poisson's equation solved each 
time to obtain the electron concentration throughout the device. The use of the device 
simulator enabled the substrate conditions to be examined during biasing. 
- 132 - 
SLirf c~ o4= DcDp 1 rig Cor-r1 trio t i 
1 
P 
100 	 152 	 2.00 	 2.52 	 00 
UlStOnCe (nicons 
Figure 5.14. Surface concentrations for samples 1A and 9A. 
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Figure 5.15. Surface concentrations for samples 3D and 5D. 
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Figure 5.19. Vg= 10 volts 
- 135 - 
Figures 5.16 to 5.19 show the electron concentration contours extending down 
the bird's beak as the gate voltage increases from 1 .5V to 1OV. 
The determination of the the device width from this is dependent upon the 
definition. In their simulation work, Voss and Engi [8] defined the width at the point 
where the electron concentration was equal to the dopant concentration at the surface. 
However, as was seen in figures 5.14 and 5.15, the non-uniform surface concentration 
peaks at the edges of some devices, so a situation of localised inversion is possible. 
Alternatively, Chia and Hu [9] used the effective width definition of 
Jn(x)dx 




ti c  is the concentration in the centre of the channel 
and the integration takes place across the entire surface. 
Using this definition, the device simulation results were analysed to produce a 
graph of W eff  against V gg . The results are shown in figure 5.20. The results show a 
diminishing dependence of W eff against V gg . This is contrary to the extracted data of 
Deen and Zuo, but agrees with the simulations of Chia and Hu. 
( 1um) 
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Figure 5.20. Simulation results for Weff 
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5.5. Novel Extraction Strategy 
The parameter extraction corollary of the definition in equation (5.1) is to relate 
the 'D  value per unit width in the centre of the channel to the measured value. To this 
end a new method is proposed to examine the voltage dependency of effective gate 
width and extract meaningful edge currents. Using equation (4.7), the series 
resistance for each device width is extracted, by plotting V' against R m . 
The channel resistance, Rchan  is then given by 
= R. - R 	 (5.2) 
Equation (4.4) can be re-written to produce G,, the channel conductance, as 
G,=-- 
VDS 
_ -- I1COXVS: 	 (5.3) 
The following procedure is then adopted. 
Extract the series resistance 
Evaluate the channel conductance at each value of V gg . 
Compare two devices of different widths to extract G, (G 1 per unit width). 
Divide the original value of G 1 by G, to obtain W eff. 
AW is then given by WD - Weff  
Step (iii) requires two devices, whereby the G 1  values for the smaller device, 
(G1 (W 1 )), are subtracted from the larger device, (G,(W 2)). G is then given by 
G'
= G,(W2)—G,(W1) 
W2—W1 	 (5.4) 
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To extract edge currents, the extrapolation technique of [10, 11] must be used to 
define a zero width when 'DS * 0. Figure 5.21 shows the rationale behind the edge 
current extraction. 
Defining 'D'  as the current per unit width flowing in the centre of the channel 
then 
'D3 = (W D3 - LW)I + 21edge 	 (5.5) 
'D2 = O "D2 	W)ID +21e€jge 	 (5.6) 
'Dl = (WD 1 - EW)I, + 21 edge 	 (5.7) 
Combining these three gives 
'D3 - ( 1D2 + 'Dl) = ID'(WD3 - (W D2  + WD1)) + AW 'D - 21edge 	(5.8) 
Choosing the mask widths such that 
WD3 = WD2 + WD 1 	 (5.9) 
then 
'D3 ('D2 + 'Dl) = AWI - 21edge 	 (5.10) 
This differs from the method of [10] in that the extracted width does not need to 
be known a priori. In the simplest case, mask widths can be chosen such that 
WD3 = 2WD2. 
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Figure 5.21. Edge current extraction. 
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5.6. Summary 
This chapter has presented results of the topographic structures as measured by 
electron microscopy. The measurements have shown the variety of profiles possible 
and these have been classified into the two shape functions. 2D modelling has been 
performed to examine the electrical dependence of the device width on the applied 
gate voltage. A consistent relationship has been seen for the parameter range 
available with the simulators. A novel electrical extraction technique has been 
proposed to correlate the simulated and electrical techniques. 
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Electrical extraction algorithms used to examine width effects can be classified 
into two categories. In the first of these all width effects are incorporated into one 
aggregate term, W eff and no edge currents are defined i.e. 'edge = 0. In the second 
case, the W eff term is split into two components to separate the current contribution 
from edge of the device i.e. 'age  *0. Four methods of electrical extraction have been 
considered. In all cases the series resistance must be extracted first. 
6.2. Series Resistance Extraction. 
The series resistance was extracted using the method of Suciu and Johnson [1] 




= + I 
[Weff 
—+R 
Multiplying both sides of the equation by V 1 and defining b0 = 	produces 
Weff 
R m V 81  = I b"O + R] Vgt + b0 	 (6.1) 
First a graph is made of R m V g: VS Vg: for different device lengths. By defining 
E = Rm V gg , the slope of the graph can be written as 
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dE 
=bO+R,, 	 (6.2) 
dV gl 
The intercept on the E axis is b0 . A subsequent extraction is then performed by 
plotting dE/dV 81 against b0 . The resulting slope yields 0 and the intercept R. 
Two values of drawn width were chosen, 5 um and 10 4wn. An external series 
resistance of 47091 was added and the measurement repeated to verify the extraction. 
Typical resultant piots for three cases are shown in figures 6.1, 6.2 and 6.3. The 
extracted data for this sample, wafer 15, is shown table 6.1. Results for wafer 5 are 
- 
	
	shown in table 6.2. The product R x WD is shown in column 7, and the coffelation 
coefficient of the dEIdV gg is shown in column 8. 
This above procedure was repeated for all samples and the average value for 
R X  x WD was found to be 2250 Qym with a standard deviation of 300 Qpm. 
6.3. Width Extraction 1 'edge 0 
Within the constraint 'edge = 0, two approaches to bWextraction were 
considered. A novel algorithm, the Channel Normalisation Method, was developed to 
provide a direct comparison with the simulation results presented in chapter 5. The 
second of these is the commonly used linear extrapolation technique[2] Each of these 
methods uses the channel conductance as the width dependent parameter for the 
extraction process. Once the series resistance, R, has been extracted, the channel 
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0. 034483*X +404.118372 
Figure 6.1. R extraction for WD =5 /im. 
6.3.1. Channel Normalisation 
In this new technique the approach taken uses a width definition analogous to 







Wafer 15: Series Resistance Extraction. 
dE/dVgt 
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Figure 6.2. R extraction for WD = 5pm. Added series resistance =47092. 
This definition is the one used previously to produce figure 5.20 from simulated 
results. 
1rpical results are shown in figure 6.4 where AW is plotted against V8, for three 
sets of paired devices used to calculate G;. The paired widths were: 10 & 5 pm, 12 
& 7 pm and 25 &12 pm. The T value was 820A and the Tp,,,d value was 370A. The 
0 
dE/dVgt 1 








- 147 - 









0. 037038*X +724.430016 
Figure 6.3. R extraction for WD = 1Ozmi. Added series resistance =470K. 
resulting graphs show a decrease of EW with increasing V gj , and a diminishing 
dependence of EW on V 1 . Whilst the trends are consistent, absolute values of itW 
vary, with large differences evident at low Vgj . The varibi1ity of EW at low V 1 , 
means that the overall change in EW as a function of V gt cannot easily be quoted. 





0 Intercept R R X  x WD Corr. 
 Coeff. 
15D 5 0 0.030 614 614 3070 0.998989 
15C 5 0 0.034 447 447 2235 0.99889 
15B 5 0 0.034 404 404 2020 0.99889 
15A 5 0 0.034 413 413 2065 0.99998 
15D 5 470 0.029 1123 653 3065 0.997 
15C 5 470 0.036 864 394 1970 0.999 
15B 5 470 0.035 822 350 1750 0.99969 
15A 5 470 0.035 828 358 1790 0.999888 
15D 10 470 0.036 720 250 2500 0.9998 
15C 10 470 0.037 724 254 2540 0.9998 
15B 10 470 0.039 719 249 2490 0.999 
15A 10 470 0.039 713 243 2430 0.99999 
Table 6.1. Wafer 15: Extracted Series Resistances. 
6.3.2. Channel Conductance Extrapolation 
An alternative technique to the channel normalisation, is to extrapolate the G vs 
WD data for discrete values of V gt . The approach uses the first two steps of the 










5D 5 0 0.032 466 466 2330 0.9999 
5B 5 0 0.032 443 433 2215 0.9998 
5C 5 0 0.031 519 519 2585 0.9996 
5A 5 0 0.031 508 508 2540 0.9997 
5D 10 0 0.038 244 244 2440 0.9998 
5B 10 0 0.039 240 240 2400 0.9998 
5C 10 0 0.039 250 250 2500 0.9996 
5A 10 0 0.039 254 254 2540 0.9999 
Table 6.2. Wafer 5: Extracted Series Resistances. 
Extract the series resistance 
Evaluate the channel conductance at each V, 
At this point, once the series resistance has been extracted, the approach of [3] is 
adopted. 
Plot G 1 against WD for discrete values of V, 
Extrapolate these to intersect on the WD axis 






















Figure 6.4. AW Extraction Using Channel Normalisation 
These intersection points are then the iW values for the corresponding values of 
V81 . Figure 6.5 shows a typical plot of G 1 vs WD. The least squares fit to each of 
these lines, other than V 81 = 0.5 volts, produced a correlation coefficient better than 
0.999, with a coefficient of determination better than 0.999. In the case of 
V 81 = 0. 5V, both the correlation coefficient and the coefficient of determination were 
better than 0.99. Figure 6.6 shows the graph of extracted LW VS V gg for 4 samples, 
with different values of T. The nitride thickness was 820A in all cases. Again a 
reduction of AW with increasing V 81 can be observed and, as with the previous 
technique, the spread in results is large, although the same trends can be seen: 
EW values at low V 8, show the largest variation 
LW shows a diminishing dependence on increasing V 81 . 
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6.4. Width Extraction H. 'edge  0 
The previous extraction techniques assumed a value of zero for the edge current, 
'edge' incorporating all width parasitics into one value, W eff. To define an edge 
current, distinct from that flowing in the centre of the channel, it is necessary to define 
an existing current when the effective width of the device is zero. This approach was 
used by [4] and the method is similar in its approach to the extrapolation technique 
described in §6.3.2. The value of EW however is not given by the intercept on the 
WD axis. Instead, integer values of V g1 were chosen and five values of G, calculated 
for five values of Vgj within ±0. 2V of each integer value. The intercept of these five 
extrapolated lines is then used as a definition of A W, which is a function of V g1 . The 
lines are averaged to produce a single value for each Vgt  and G1 . and a dual linear 
fitting technique employed to extract EW. The slopes and corresponding intercepts of 
the fitted V g: - G 1 lines are then plotted to extract AW as the negative slope. 
A similar equation to (4.24) is used again as the basis for this technique. 
Subtracting the series resistance from the measured, yields the channel resistance, 









W eff V 81 
G1 
= A(1 +0V81 ) 
(6.4) 
In order to define an edge current, a parallel conductance must be added at zero 
effective width. Therefore the analogous equation used in [4] is 
Wd 
(jim) 



















Figure 6.5. G 1 vs WD showing intercept AW. 
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Figure 6.6 EW using G 1 extrapolation for wafer 5. 
G 
= Weff V 81 
A(1 + 0V81) 
+ 2G 	 (6.5) 
e.fldSflCeWD =W eff +sW 
G = 
WDVSI - AWVgI 
1  A(l+8V 81 ) A(l+0V81) 





A(1 + 0V 81 ) 
then 
G, = PWD - (PbW + 2G) 	 (6.7) 
A further extraction is performed by plotting the slope, P, against the intercept 
PAW + 2G. The slope of this graph is then given by —AW and the intercept gives 
the value of the parallel conductance. Deen & Zuo quote a correlation coefficient of 
better than 0.99 for their data. 
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An example of the G, - V g1 graph is shown in figure 6.7 where the V8, values are 
5.2, 5.1, 5.0, 4.9, and 4.8 volts. Correlation coefficients for the straight line fits are 














lJ 'Vgt=5.4 	cc=0.999848 
0.037663X -0.060865 




'c7gt=4 .8 	cc=0. 999849 
0.034206X -0.055875 
7 'vgt=4.6 	= 0 . 9 9 9 8 5 8 
0.033032*X -0.054119 
Figure 6.7 EtW - G, extrapolation for wafer 5. 
The resultant EW - V 8, plots of these extraction routines is shown in figure 6.8. 
6.5. Errors And Approximations 
The comparison of the techniques show an inconsistency in the results. Whilst 
the general trends are evident, in each case absolute values show large variations. 
Two possible sources of input error in the extraction process were identified. The first 
of these was the spread in R, and the second the extrapolated threshold voltage, V. 
The effect of error in these parameters is now discussed. 
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Figure 6.8. AW vs V, for Wafer 5. 
6.5.1. Channel Normalisation: Error In Series Resistance 
For all the measurements made the average value of R x WD was 2250 9um. 
Figure 6.9 shows a graph of the V gg against the product R. X WD and figure 6.10 an 
expanded view at the high values of V gg . It can be seen that even at the highest values 
of Vgi , R. X WD is greater than 20,000 Qym and this is an order of magnitude greater 
than the product R x WD. At lower values of Vgi the difference is very much 
greater. Therefore, an error of 100% in the series resistance will only produce an 
error of 10% in the channel resistance, and even then only at the high values of V gi . 
The impact of a change by a factor of two in the extracted series resistance can be 
seen in figures 6.11 and 6.12 where the channel normalisation technique has been 
used to extract AW. In 6.11 the product of the series resistance and the drawn width 
has been set to the extracted value of 2250 Qpm. In figure 6.12, R has been doubled 
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Figure 6.10. Expanded view of R m WD product for wafer 5. 
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Figure 6.12. Extracted EW using for wafer 5 using 2 x R. 
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6.5.2. Channel Normalisation: Error In The Threshold Voltage 
In all cases, the threshold voltage has been calculated by the linear extrapolation 
technique. The extraction techniques use V as the reference voltage. Therefore any 
variation in the threshold voltage will impact the resulting EW - V gt relationship. 
This may arise in the definition 	used for the 	threshold voltage or through 
measurement error. 
The 'D - 	measurement itself was discretised. The V g2 voltage ranged from 0 
to 10 volts in 0.1 volt steps. To assess the impact of small changes in the V, the 
extraction technique was performed with an offset of 0. 1 volts on the measured data. 
Figure 6.13 shows the results of a 0.1 volt shift on the V 1 for the 10 um and 7 1urn 
devices used in figure 6.11. The 10&5 pm and 12&7 pm pairings show a large 
change in the two cases. 
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Figure 6.13. Extracted bW for wafer 5 using 0.1 volt V 1 offset. 
- 159 - 
It can be seen that a large difference may occur in the output for the 'small' 
















10/5 \7 t ff -t=O 
D 	10/5 Vt cff8t=OJ. 
Figure 6.14. G for wafer S using 0.1 volt V 1 offset. 
Here the value of V 1 has been offset by 0.1 volts for the WD =10 pm device and, 
though small, the difference in G is critical to the final plot ofW vs V gj . 
Backwards linear extrapolation was used to define V,. Since the measurement 
itself discretises the V values, a linear extrapolation is unlikely to produce an 
intercept on the V axis at a measurement point. Therefore in producing the 
V 1  = Vgs - V 1 values, errors of ±0. lvolts are possible. In an effort to reduce this 
sensitivity, a linear interpolation between the resultant G 1 and V gt data points was 
used. This produced a common set of V 8 , values and minimised the errors when 
subtracting the two sets of G, values. Figure 6.15 shows the extracted G; values for 3 
sets of devices within one chip, after the linear interpolation has been performed. The 
resultant AW - V g1 plots are shown in figure 6.16 
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Figure 6.15. G; for wafer 5 using linear interpolation. 
WAFER 5: CT' (LI1EAR I1TEPOLATIcDT) 
'Vgt (V) 
11 	[8,1]1O/5 
[8, 11 12/7 
[8, 11 25/10 
Figure 6.16. AW for wafer 5 using linear interpolation for G. 
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The large variation in the EW values suggested errors still in the measurement or 
extraction process. 




G, 2 —G, 1 
I 
'D2 - WDI 
and 
EW =WW 7 
Assuming G to be fixed, and allowing an error of ±G on G; enables the error 





which reduces to 
2G4G; 
2 	 (6.9) 
G; - —LG 
The observed error in G; then scales with G 1 and is a function of V g,. The 
resultant plot is shown in figure 6.17 
Using these values, the error in EW given by (6.9) has been calculated and is 
shown in figure 6.18. It can be seen that despite small variations in observed values 
of G large errors can result in the value of A W. The greatest errors appear at low V gj , 
which is reflected in the high and low extremes of EW seen in figure 6.16. 
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Figure 6.17. Error in G 
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Figure 6.18. Error in EW calculated from E,, values. 
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6.5.3. G, Extrapolation: Errors In Series Resistance 
As with the previous extraction technique, errors in the series resistance 
measurement have little impact on the final V gg - WD relationship for the same reason 
that R X  is only around 10% of R m . Figure 6.19 shows the resultant EW - V gi 
relationship using the average R x x WD and figure 6.20 the resultant using twice the 
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Figure 6.19. EW using mean {R x WD }. 
6.5.4. G; Extrapolation: Errors In Threshold Voltage 
The linear least squares fit to the measured data showed a consistently high 
correlation coefficient. Using the raw data of wafer 5 in table 6.3, the A W value for 
each V g1 and the corresponding correlation coefficient, (CC) can be observed. 
Figure 6.21 shows the resultant EW - V gj graph. Again however, this technique 
is susceptible to variations in the threshold voltage, since the V 1 value defines the 
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Figure 6.21 EW for wafer 5 using G. 
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V W(11) CC(11) W(8) CC(8) EW(5) CC(5) AW(2) CC(2) 
0.5 2.342 0.99864 2.339 0.99332 1.724 0.99264 1.975 0.99884 
1.5 2.121 0.99916 2.086 0.99924 1.927 0.99855 1.808 0.99980 
2.5 2.032 0.99916 2.005 0.99962 1.944 0.99902 1.731 0.99986 
3.5 1.984 0.99907 1.959 0.99969 1.940 0.99914 1.689 0.99986 
4.5 1.946 0.99900 1.920 0.99972 1.933 0.99918 1.656 0.99985 
5.5 1.922 0.99888 1.889 0.99972 1.918 0.99916 1.628 0.99984 
6.5 1.900 0.99877 1 	1.865 0.99971 1.908 0.99914 1.606 0.99982 
7.5 1.893 0.99858 1.855 1  0.99966 1.907 0.99912 1.585 0.99980 
Table 6.3. AW and CC for wafer 5. 
shift in the threshold voltage on the final EW - V g1 graphs. 
Large errors in EW are possible at low voltages, where the linear 'D - V gj 
relationship approximation is poor. As with the G; normalisation technique, errors 
can exist arising from the discretisation of the V gj data. To reduce this a linear 
extrapolation was once more performed. The effect of this is seen in figure 6.23 
where the result is to smooth out the discontinuities at low V g1 voltages. In the low 
V g: regime small changes in V g1 have a large effect in the channel conductance [5] and 
measured data in this regime is therefore highly prone to error. 
6.6. Measurement Analysis 
The measurement of these wafers showed inconsistency in the results. Reasons 
for this were identified and have been discussed. However, even after 
accommodating these possible sources of error, unexplained variation in results are 
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7gt (V) 
- J---- 5L5C11 :ciW(CT) 
-'----- 5 L SC 8 : ciW ( G 1' 
5L5C5 : dW (CT) 
- - 7- - 5 L. Sc 2 : dW ( CI' 
Figure 6.22 EW for wafer 5 using G with V offset. 






















-El--- 5 L SC 1 1 : ci W (CT) 
5 L Sc 8 : ciW (C T 
5 I.. SC 5 : d.W (CT) 
- - - 5L5C2 : dW (CT) 
Figure 6.23. EW for wafer 5 using G method and linear interpolation. 
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still observed. To examine this in detail, one wafer was measured 4 times. Four 
sections on the wafer corresponding to different Tpad  thicknesses were selected to 
allow a family of curves to be produced. The purpose of this was to compare the 
width reduction derived from theoretical considerations with that predicted by 
simulation and SEM cross-section. 
Nine different drawn widths were measured. The first measurement run tested 
all four sections of the wafer, (measurement A). The measurement was repeated on 
the same devices, (measurement B). Measurement C used the identical adjacent 
device as shown previously in figure 5.1. The fourth measurement pass re-tested 
these devices, (measurement D). Linear interpolation was then performed on the 
measured data. Figure 6.24 shows the graph of the measured threshold voltage and 
the maximum transconductance of each device. 
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Figure 6.24. V, and G. for wafer 5. 
The threshold voltages show a consistency except for the 1.5 pm device. The values 
Of G also show consistency in measurement. Resultant EW - V 8, plots are shown in 
figures 6.25, 6.26, 6.27 and 6.28. 
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Figure 6.25. AW for measurement A on wafer 5. 
The general trend of a diminishing LW vs V can be seen, though absolute values do 
not agree and values at low V gt can change from increasing AW - V gr to decreasing 
LW - V i,. The correlation coefficients for all the G, - W D curves was greater than 
0.999 except in the low V gt regime where greater than 0.99 was seen in all cases. 
6.6.1. Correlation Coefficient 
Parameter extraction routines commonly use a linear least squares fit to 
measured data. The required parameter is often given by the slope or intercept on the 
axis and a measure of the accuracy of result is given by the correlation coefficient. 
The correlation coefficient parameter is an assessment of the degree of linear 
relationship between two variables [6] . A figure of 1 denotes perfect correlation and 
0 no correlation. A value of -1 means that the variables are negatively correlated. 
The conclusions which can be drawn about the degree of linear relationship between 
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Figure 6.26. AW for measurement B on wafer 5. 
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Figure 6.27. AW for measurement C on wafer 5. 
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Figure 6.28. AW for measurement D on wafer 5. 
two variables depend on the number of pairs of observations that have been made. It 
is obviously easier for 10 points to lie close to a line than 100. In the case of zW 
extraction, a dual linear fit is performed on 4 points and a correlation coefficient is 
quoted as 0.999 [7] or on 5 points and a correlation coefficient of 0.99 [4] . The data 
presented in figures 6.25 to 6.28 quote a correlation coefficient of better than 0.999 
for V 81 > 0.5 and 0.99 for V 81  = 0.5 volts for 8 data points. (Generally 9 data points 
were used, except where A W > WD). However, 
"the interpretation of the correlation coefficient as a measure of the strength 
of the linear relationship between two variables does not apply if the values 
of x are selected as desired because the value of the correlation coefficient 
will usually depend heavily on the choice of x -values" [8]. 
Thus in these processes, care must be taken when quoting a correlation 
coefficient as an assessment of accuracy. 
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6.7. Data Set Selection 
Other than the Channel Normalisation method, all of the above extraction 
techniques use a linear least squares fit to a set of data points. Extrapolating beyond 
the data set reduces the confidence in the value of the extracted parameter. The A W 
extraction techniques all use extrapolation beyond the data set, since negative values 
of WD cannot be used. 
The choice of data points can critically influence the extrapolated value as can 
be seen in figures 6.29 to 6.31. Here AW has been extracted using the extrapolated 
Gm - WD graphs where no allowance has been made for the series resistance value. 
Figure 6.29 has been derived using the data set W 0 = 1.5, 2.5, 5.0, 7.0 ian. and shows 
an extracted iW of 1.4 4urn, which is close to the minimum drawn dimension of 1.5 
4um. Figure 6.30 shows a zW = 1. 6um when the data set is 2.5, 5.0, 7.0 and 10.0 jzn. 
Using a least squares fit to the combined data set of 6.29 and 6.30. viz 1.5, 2.5, 5.0, 
7.0 and 10.0 um produces the figure 6.31 where EW =1.49 . Therefore it can be 
seen that data selection in the simplest of cases can influence the extracted parameter 
value. In all cases the correlation coefficient is greater than 0.999. 
Care must be taken when adding more data points. Using more data points away 
from the origin weights the fit further from the point of interest. This is seen in figure 
6.32 where the WD values are 12, 15, 20 and 25 pm. Whilst an excellent fit can be 
obtained small variations in the fitted line are magnified when extrapolated to the 
origin. Tables 6.4, 6.5, 6.6, 6.7, 6.8, and 6.9 show the extracted LtW for eight chips 
across one wafer using different data selection sets for the extraction technique. The 
correlation coefficient is denoted as CC. 
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Figure 6.29. LW using WD = 1.5, 2.5, 5 and 7 awn. 


















Figure 6.30. LW using WD = 2.5, 5, 7 and 10 bum. 
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Figure 6.31. EW using WD = 1.5, 2.5, 5,7 and lOym. 






Figure 6.32. bW using W D = 12, 15, 20 and 25 sum. 
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Data set X-coord Y-coord EW CC 
1234 4 1 1.4395 0.996323 
1234 4 2 1.5805 0.996731 
1234 4 3 1.5476 0.996016 
1234 4 4 1.5422 0.996765 
1234 5 1 1.4287 0.999586 
1234 5 2 1.4833 0.997590 
1234 5 3 1.4035 0.999689 
1234 5 4 1.4295 0.998687 
Table 6.4. iW and CC for wafer 5 with data set [1234]. 
Data set X-coord Y-coord EW CC 
2345 4 1 1.6859 0.998913 
2345 4 2 1.8989 0.998466 
2345 4 3 1.6237 0.997823 
2345 4 4 1.8154 0.998864 
2345 5 1 1.6794 0.999217 
2345 5 2 1.7568 0.998976 
2345 5 3 1.6341 0.999361 
2345 5 4 1.6758 0.999258 
Table 6.5. EW and CC for wafer 5 with data set [2345]. 
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Data set X-coord Y-coord EW CC 
3456 4 1 1.9760 0.999524 
3456 4 2 2.2578 0.999944 
3456 4 3 1.9058 0.997727 
3456 4 4 2.1679 0.999788 
3456 5 1 1.9405 0.999809 
3456 5 2 2.1077 0.999895 
3456 5 3 1.9074 0.999742 
3456 5 4 2.0365 0.999882 
Table 6.6. tW and CC for wafer 5 with data set [3456]. 
Data set X-coord Y-coord EW CC 
4567 4 1 1.9948 0.999468 
4567 4 2 2.2988 0.999868 
4567 4 3 2.1396 0.99667 
4567 4 4 2.3463 0.999348 
4567 5 1 1.9757 0.999853 
4567 5 2 2.1829 0.999809 
4567 5 3 2.0921 0.999992 
4567 5 4 2.1021 0.99992 
Table 6.7. AW and CC for wafer 5 with data set [4567]. 
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Data set X-coord Y-coord E,W CC 
5678 4 1 2.24576 0.999933 
5678 4 2 2.3648 0.999952 
5678 4 3 2.9395 0.999874 
5678 4 4 2.6337 0.999921 
5678 5 1 1.4809 0.999913 
5678 5 2 2.2428 0.999926 
5678 5 3 1.7627 0.999886 
5678 5 4 2.0779 0.999942 
Table 6.8. LW and CC for wafer 5 with data set [5678]. 
Data set X-coord Y-coord LW CC 
6789 4 1 1.2455 0.998646 
6789 1 	4 2 1.8678 0.999537 
6789 4 3 0.9752 0.993834 
6789 4 4 2.0971 0.999513 
6789 5 1 1.6994 0.99979 
6789 5 2 1.9082 0.999889 
6789 5 3 1.6264 0.999967 
6789 5 	1 4 	1 1.7205 0.999928 
Table 6.9. EW and CC for wafer 5 with data set [6789]. 
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Figure 6.33. EW spread for wafer 5. 
It can be seen that the spread increases as points further from the axis are chosen. 
However, as tables 6.4, 6.5 and 6.6 show, the correlation coefficient tends to increase 
in an inverse relationship to the spread in the extracted AW values. According to 
figure 6.32, the optimum data set, as defined where the spread in A W values is a 
minimum, is given by the set chosen closest to the origin. The extracted EW value in 
this case is = 1.50±0. 1 sum. However the data set used includes a W D = 1.5 pm 
device and is therefore unjustifiable to use the minimum data set in this extraction. 
6.7.1. Extrapolation Using Two-Stage Processes 
The Gm - W D extraction technique is a one-stage extraction process. The 
methods of [7] and [4] are both two stage extraction processes whereby the resulting 
slopes and intercepts from the G, - WD graphs are plotted against each other. 
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[7] . Figure 6.34 shows the published graph whereby an extracted width, A W, is 
given by the value of the slope and can be estimated here as EW = 1.0 pm. 
Figure 6.34. Data of [7] 
Figure 6.35 shows the same graph, omitting in one instance the point near the origin 
and in the other the point furthest from the origin. In these cases the value for i.W 
can be estimated as 1.14 and 0.92 sum, respectively. (In fact, choosing a worst case fit 
for these data points presented can result in iW = 0. 7pm.) 
This result has been confirmed in the measured data presented here. Figure 6.36 
has been obtained using the extraction technique of [3] where the the difference is 
seen in omitting the highest and lowest value of WD in the data set. The spread in 
extracted values is again evident. 
Allowing for edge currents and series resistance in the extraction process shows 
the same trend in the spread of results as shown in figure 6.37 where the variation in 
LW according to the data set and the site location is shown when V, = 5 volts. Again 
the spread in EW increases as the data set moves further from the origin. Figure 6.38 
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Figure 6.35. Best-worst fit using data of [711 






























Figure 6.36. Spread in EtW using technique of [3] 
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Figure 6.37. Spread in AW allowing for edge currents. 
shows the spread in V. It can be seen that for W D = 1.5 4um, V 1 = 6 volts and 
consequently this data point has been excluded in calculating the LW - V g1 spread, 
since the maximum V gt value is 10 volts. 
To minimise variations in effective length, the same process was run using 


















Figure 6.38. Spread in V,. 
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Figure 6.39. V 1 spread using LD = 10 pm devices. 
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Only 4 different drawn widths were available using this drawn length: 1.5, 2.5, 5.0 
and 10.0 pm. The extracted LW values are shown in figure 6.40. Data set 1 uses all 4 
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Figure 6.40. Spread in A W using LD = 10 1um devices. 
The sensitivity to the one 10 pm data point is clearly seen. Slight variations at this 
point can pivot the straight line to produce large variations in the extracted EW value 
and the effect is more pronounced the fewer the data points. Thus apparent 'rogue' 
values can be greatly influenced by slight variations in one carefully selected data 
point. 
6.7.2. Data Set Optimisation 
Whilst it is desirable to cluster the data set close to the axis, this can cause 
further problems since edge effects can dominate when WD approaches AW. This 
can be seen in the G, - WD graphs in figures 6.41 and in expanded view in fig 6.42. 
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Figure 6.42. Expanded view of G, extrapolation. 
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The deviation of G, for the lowest value of WD from the straight line tends to reduce 
the EW value. The outcome of this is that the extraction data set should be close to 
the axis but far enough away to prohibit edge effect domination. This, then, suggests 
that a dynamic range of data is necessary when comparing different processes to 
extract a given parameter. If Wm jn is the minimum value which can be used as a data 
point and W the set of data points then the optimum range for the data set is given by 
W + W. If two processes give different W mm then the data set for the two will 
differ by the difference in W values. Figure 6.32 suggests the optimum data set is 
that closest to the axis where the spread in WD values is a minimum, but here 
AW = 1.5 1um ±0. 1 Aim. However this data set has included the WD = 1.5 pm device 
itself. 
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6.8. Results 
Since the data points were defined prior to the extraction process, the only 
control was in the selection of the data sets themselves. Figure 6.43 shows the plot 
for wafers 3, 5, 7 and 9 using 4 sets of 4 drawn widths: 2.5, 5, 7 and 10 4um and 5, 7, 
10 and 12 pm. The inclusion of the smaller drawn width (the filled symbols) reduces 
the extracted A W in each case. The characteristic shape of the curve at higher V 8, is 
seen in all cases. Low values of V g1 can produce reverse trends whereby the extracted 
width may appear to go up or down as V 9 , increases. Figure 6.44 shows a similar 
result for wafers 13, 15, 19 and 21. It should be noted however, that the data set 
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Figure 6.44. AW for wafers 13, 15, 19 and 21. 
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6.9. Summary 
Different width extraction techniques have been used in extracting the Weff  
values. Several points have arisen from the electrical measurements. These are 
summarised as follows. 
The correlation coefficient does not give an assessment of the error in the 
extraction process. 
The AW - V, graph shows a diminishing dependence against increasing V, for 
each of the measurement techniques used. 
Variations in position of the EW - V, line are possible according to the 
threshold voltage extraction technique. 
The AW extraction technique is critically dependent on the choice of data points, 
with the optimum set being close to the extracted value. 
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Chapter 7 
Discussion and Conclusions 
7.1. Introduction 
Three approaches have been taken in the investigation of the width effects in 
MOS devices: SEM, simulation and electrical extraction. Correlation between the 
three proved difficult. In the first instance the SEM measurement produces a single 
value result for the width loss. The simulation and electrical extraction show a width 
dependency on the applied gate voltage. Correlation between these two is limited for 
two reasons: the simulation process could only model the 'shape 1' profiles to end of 
process, and the electrical measurement showed a further width dependency on the 
data set chosen. However, conclusions can be drawn from the available data. 
7.2. Results Comparison 
Figure 7.1 shows the EW/2 value for wafers 3,5, 9 and 15. The corresponding 
SEM values for these are sho,wn in table 7.1. 
Wafer 3 5 9 15 
tW/2 0.75 0.65 0.85 0.3 
Table 7.1. SEM AW values. 
IIiI 
Two curves are shown for each of samples 5 (5D and 5DE) and 9 (9A and 9AE). 
These represent the difference of overetch prior to the gate oxidation, and extend the 
bird's beak down the channel. 
Simu.lation Results: width Loss vs vgt 
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Figure 7.1. Simulation results for LxW/2. 
For wafer 5, the SEM width loss value of 0.65 pm lies close to the y —axis value. i.e. 
close to the value at threshold. For wafer 9, the SEM value of 0.85 pm again lies 
close to the y —axis, but a greater difference is seen between the two etchback 
conditions for this wafer sample. (The appended E on the sample labels denotes 
those samples which have not been overetched). The latter sample shows a larger 
bird's beak, which extends more due to etchback than the sharper active area to field 
transition of wafer 5 which presents a thicker oxide at the gate edge. The similar 
result is seen for wafers 3 and 15. This is borne out in the results presented in chapter 
5 where it was shown that the depletion region extension under the field at high 
applied gate voltages extended the channel width. 
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Figure 7.2. Electrical extraction results for LW 
Comparison with the electrical results is dependent on the data set chosen. 
Figure 7.2 shows the EW values for wafer 3, 5 and 9. In almost all cases the 
equivalent width loss is greater when measured electrically. i.e. even at high V g1 
when the depletion region extension widens the gate dimension, the extracted width 
loss is greater than that observed by SEM. 
This discrepancy diminishes as the data set is chosen closer to the minimum data 
point, where the deviation in the G 1 - W 0 graph is seen.(Figure 6.42). 
Several different extraction techniques have been used in the verification of these 
results. A new method has been proposed, but shown to be no more accurate because 
of the inherent inaccuracies in the extraction of the primary width parameter. Hence 
satisfactory results for the edge currents could not be quoted. 
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7.3. Review 




The impact on each is discussed. 
7.3.1. SEM 
The SEM sample cross-sections were obtained by sample polishing and etching 
to delineate the features. The process was greatly accelerated by the use of a dicing 
saw to provide "coarse" positioning for the initial cleave. This also ensured a clean 
break along the line of scribe with a 100% consistency. The final preparation before 
etching was done by polishing on a glass wheel, to smooth the the edge profile and 
largely eliminated the need for grind-back. The etched removal of 1000 Angstroms 
of silicon dioxide from the cleaved profile ensured a sharp edge to delineate the 
topographic profile. 
The large number of samples meant that a great deal of time was spent on this 
technique, thus honing the process down to produce an efficient quick-turnaround 
time. Identical samples could then be prepared as a calibration check of the SEM 
process. 
The results can be seen in the typical photographs shown in chapter 5. The start 
and stop points of the transistor width are still open to interpretation to some extent, 
though better than 0. l awn accuracy can be obtained. 
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These results have augmented the published data on bird's beak profiles over the 
given time and temperature range and have provided comprehensive information for 
the end-of-process results. 
7.3.2. Simulation 
The increased model sophistication currently available demands a higher level of 
knowledge on the part of the user to extract the maximum benefit from the software. 
This is particularly true when defining the initial grid even with the state-of-the-art 
software which was used during the course of this work. Problems have been 
highlighted in the TSUPREM4 etch model ,whereby the lack of an isotropic etch 
facility restricts full modelling of the commonly used etch-back process. Apart from 
identifiable oxide etches, this process also frequently occurs as part of an RCA clean 
and is thus a major obstacle. 
The latest solution to this problem is to interface the software to another 
package, DEPICT, which models lithography, and layer deposition and etching. In 
this way the process modelling is compartmentalised into discrete packages, allowing 
similar processes to be modelled, but necessitating more than one package to model a 
complete process. Unfortunately, this option was not available at the time. Within 
these constraints, and interfacing the device simulator PISCES, identifiable trends in 
the results were obtained and matched to those from the measured parameters. 
7.3.3. Parameter Extraction 
Different algorithms have been compared. A new technique has been proposed. 
All of the extraction routines have been shown to be prone to error. 
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The new extraction method proposes a normalisation of the transistor 
conductance by the conductance per unit micron in the channel centre. Since 
different transistors are necessary to obtain this value, uniformity of processing is 
critical. However it is possible that fluctuations as small as 3% in the normalised 
channel conductance technique are sufficient to invalithte the extraction routine. 
Analysis of the inherent errors in the extraction process has exposed the problem 
of a dynamic data set. The linear extrapolation technique is prone to error depending 
upon the number and position of the points chosen. The use of the correlation 
coefficient has been shown to be inappropriate as a measure of accuracy and wrongly 
applied in the case of parameter extraction where one set of data points are pre-
determined. 
Parameter extraction results show a consistent trend of diminishing dependency 
on applied gate voltage. Large errors have been shown to occur at gate voltages close 
to threshold. 
The thesis has for the first time compared all three techniques for width 
extraction and a large number of samples have been used. For all samples and all 
techniques, similar trends can be seen. The problem of inherent errors has been 
highlighted to show that considerable care must be taken when quoting extracted 
values. 
7.4. Recommendations and Future Work 
Each of the main topics could benefit from further work in these areas. The 
SEM processing was developed through trial and error and a useful technique 
produced. Current sample preparation is often performed by ion milling using a 
focused ion beam. Whilst this provides great positional accuracy, it is a very 
expensive process and the alternative used here provides a similar degree of accuracy, 
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at a much reduced cost. 
As a result of this work, another project has been proposed and attracted 
industrial interest [1] . A commercial system is available to to digitise the SEM 
image for data storage. Because of the large amount of data, this is stored on an 
optical disk. Much of the SEM analysis is focused on edge profiles. This being so, 
the proposal is to set grey levels to identify the edges, so reducing the data. Once 
stored as a line, the information can be coded as x - y coordinates. The next stage is 
to utilise a suitable curve fitting package to fit a curve to the SEM profile. The 
application of this could mean etch, resist, deposition, etc profiles being monitored 
and accurately recorded on a week-to-week, day-to-day or run-to-run basis. 
Deviations can be quantified mathematically, rather than 'eyeballing' the differences. 
Interest has also been shown from the modelling software manufacturers [2] who can 
then adjust the model parameters to an analytical equation and check for goodness of 
fit. 
The impact of this thesis on the parameter extraction process is perhaps the 
largest of the three. The existence of a possible dynamic data set means that process 
development vehicles, (p.d.v.$), need themselves be characterised before being 
implemented in a production run. Algorithms which use extrapolation beyond the 
data set are most prone to error. Preferable are routines which confine themselves 
within the known data set, such as the slope value of the fitted line. Since the 
parameter extraction work is often used as a measure of process control, recognition 
of the flaws in the routines is imperative to prevent misinterpretation and consequent 
incorrect action. 
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APPENDIX 
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EDINBURGH MICROFABRICATION FACILITY 
N-CHANNEL SILICON GATE PROCESS 2 
BATCH NUMBER: START DATE: 
DEVICE IDENTIFICATION: Eu 
MASK SET: 
MASKINGSEQUENCE: 1234678 
MASK REV.LEf1IKS: A A A A A A A 
STARTING MATERIAL: 14-20 ohm.cm .(100) P-type,3inDia. 
No. OF WAFER STARTS: 
INITIAL CLEAN 
Start date: 	Start time: 	Initials: 
10 mm. boil in 2:1, Sulphuric acid:Hydrogen peroxide in Teflon jig 
D.I water wash 
Dip 3 mm. in 10% HF in Polypropylene jig 
Wash and spin dry 
Finish date: 	Finish time: 	Initials: 
INITIAL OXIDE 
Start date: 	Start time: 	Initials: 
Furnace #1, 950oC, idling on oxygen 
Preset gas flows as follows: 
Oxygen 	20% (1.5 I/nun.) 
HCl 15% (0.151/win.) 
Hydrogen 	10% (1.7 1/mm.) 
Load wafers into furnace with Oxygen only flowing. 
5 min.Oxygen + HCl 
10min.Oxygen + HCl + Hydrogen 
5 mmn.Oxygen 
Measure oxide thickness: 
Finish date: 	Finish time: 	Initials: 
SIUCON NITRIDE DEPOSITION 
Furnace #3, 800oC 
Preset flows: Dichlorosilane,30 cc/win. Ammonia90 cc/win. 
Deposition time: 	10 win. 
Pressure during deposition: 	mTorr 
Iw-z 
Measure Si3N4 thickness: 
Finish date: 	Finish time: 	Initials: 
1st PHOTO (POSITIVE RESIST) LAYER# 1 
Start date: 	Start time: 	Initials: 
HMDS vapour box prime for 30 mm. 
Spin HPR 204 at 6000 rpm for 30 secs 
Soft bake at 105oC for 30 min in static oven 




x 	I x 
off left I 
x 	I 	x 
half of I 





Develop in 1 vol LSI 2 Developer, 3 vols DI water at 30oC for 60 secs 
Inspect for proper development. 
Measure resist image: 	microns 
Hard bake at 130,oC for 30 mm. in static oven 
Inspect for proper baking 
Finish date: 	Finish time: 	Initials: 
BORON IMPLANT 
Start date: 	Start time: 	Initials: 
Bl1+ 2el3atoms/sq.cm. 130keV 
Finish date: 	Finish time: 	Initials: 
4:1 ETCH 
Start date: 	Start time: 	Initials: 
Immerse in 4:1, Ammonium fluoride soln.(40%w/v) : HF 
Etch time: 30 secs 
Wash and spin dry 
Finish date: 	Finish time: 	Initials: 
SILICON NITRIDE PLASMA ETCH 
Start date: 	Start time: 	Initials: 
Thrn function switch to MANUAL 
Press STANDBY. 
Press VENT to open system. 
Press STANDBY when door opens. 
Load wafers, one per pedistal, face upwards 
Close door and press START. 
Pump down to 30 mTorr with throttle fully open. 
Press on PROCESS 3 (CF4 + 5%02) and adjust flow to give 100 mTorr. 
Add 02 to increase pressure to 145 mTorr. 
Press on POWER and set at 2 amps. 
Etch until patterns clear.(approx. 1 mm.) 
Press off POWER and PROCESS 3. 
Pump to 30 mTort 
Press STANDBY and then VENT to open system. 
Press STANDBY when door opens. 
Remove wafers. 
Close door and press START. 
Repeat above with wafers face downwards to etch backs. 
Finish date: 	Finish time: 	Initials: 
RESIST STRIP 
Start date: 	Start time: 	Initials: 
Immerse in Fuming Nitric Acid 10 mm 
Wash and spin dry 
Inspect for removal of resist. 
Measure etched image: 	microns 
Finish date: 	Finish time: 	Initials: 
PRE-DIFFUSION CLEAN 
Start date: 	Start time: 	Initials: 
Dip in 10%HPfor 15secs. 
Wash and spin dry. 
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Finish date: 	Finish time: 	Initials: 
FIELD OX[DE 
Start date: 	Start time: 	Initials: 
Furnace #7, 9500C, idling on oxygen 
Preset gas flows as follows: 
Oxygen 	24.5% (1.22 I/mm.) 
Hydrogen 20% (2.0 1/mm.) 
HG 	10% (0.1 1/mm.) 
Load wafers into furnace with Oxygen only flowing. 
5 min.Oxygen + HCl 
0.5 hours Oxygen + Hydrogen + HCl 
15.5 hours Oxygen + Hydrogen 
5 min.Oxygen 
Measure oxide thickness: 
Finish date: 	Finish time: 	Initials: 
RESIST COAT 
Start date: 	Start time: 	Initials: 
Spin HPR 204 at 6000 rpm for 30 secs. 
Hard bake for 30 mm. at 130oC in static oven. 
Inspect for proper baking 
Finish date: 	Finish time: 	Initials: 
4:1 ETCH 
Start date: 	Start time: 	Initials: 
Immerse in 4:1, Ammonium Fluoride soln.(40%w/v) : HF 
Etch time: 	(Backs dewet) 
Wash and spin dry 
Finish date: 	Finish time: 	Initials: 
RESIST STRIP 
Start date: 	Start time: 	Initials: 
Immerse in Fuming Nitric Acid 10 mm 
Wash and spin dry 
Inspect for removal of resist. 
Finish date: 	Finish time: 	Initials: 
OXIDE ETCH 
202 - 
Start date: 	Start time: 	Initials: 
Immerse in 4:1, Ammonium Fluoride soln.(40%w/v) : HF for 15 secs. 
Wash and spin dry 
Finish date: 	Finish time: 	Initials: 
SILICON NITRIDE PLASMA ETCH 
Start date: 	Start time: 	Initials: 
Thrn function switch to MANUAL. 
Press STANDBY. 
Press VENT to open system. 
Press STANDBY when door opens. 
Load wafers, one per pedistal, face upwards 
Close door and press START. 
Pump down to 30 mTorr with throttle fully open. 
Press on PROCESS 3 (CF4 + 5%02) and adjust flow to give 100 mTorr. 
Add 02 to increase pressure to 145 mTorr. 
Press on POWER and set at 2 amps. 
Etch until patterns clear.(approx. 1 miii.) 
Press off POWER and PROCESS 3. 
Pump to 30 mTorr. 
Press STANDBY and then VENT to open system. 
Press STANDBY when door opens. 
Remove wafers. 
Close door and press START. 
Finish date: 	Finish time: 	Initials: 
OXIDE ETCH 
Start date: 	Start time: 	Initials: 
Immerse in 4:1, Ammonium Fluoride sohn.(40%w/v) : HF to dewet scribelines 
Wash and spin dry 
Measure etched image: 	microns 
Finish date: 	Finish time: 	Initials: 
2nd PHOTO (POSITIVE RESIST) LAYER# 2 
Start date: 	Start time: 	Initials: 
Pre-spin bake, furnace#1, 950oC, Nilrogen 20% (2 1/mm), 5 miii. - 
Spin HPR 204 at 6000 rpm for 30 secs 
Soft bake at 105oC for 30 min in static oven 
Align and expose for secs. (2.5 mW/sq.cm .) 
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Develop in 1 vol LSI 2 Developer, 3 vols DI water at 300C for 60 secs 
Inspect for proper development. 
Measure resist image: 	microns 
Hard bake at 130oC for 30 mm. in static oven. 
Inspect for proper baking 
Finish date: 	Finish time: Initials: 
ARSENIC IMPLANT 
Start date: 	Start time: Initials: 
As75+-i- 1.5e12 atoms/sq.cm . 90 keV 
Finish date: 	Finish time: Initials: 
RESIST STRIP 
Start date: 	Start time: Initials: 
Immerse in Fuming Nitric Acid 10 mm 
Wash and spin dry 
Inspect for removal of resist. 
Finish date: 	Finish time: Initials: 
PRE-DIFFUSION CLEAN 
Start date: 	Start time: Initials: 
Dip in 10%HFfor15secs. 
Wash and spin dry. 
Finish date: 	Finish time: 	Initials: 
GATE OXIDE 
Start date: 	Start time: 	Initials: 
Furnace #1, 950oC, idling on oxygen 
Preset gas flows as follows: 
Oxygen 	20% (1.5 1/mm.) 
HG 15% (0.15 1/mm.) 
Hydrogen 	10% (1.7 1/mm.) 
Load wafers into furnace with Oxygen only flowing. 
5 min.Oxygen + HCl 
l7min.Oxygen + HC1 + Hydrogen 
5 min.Oxygen 
Measure oxide thickness: 
Finish date: 	Finish time: 	Initials: 
BORON IMPLANT 
Start date: 	Start time: 	Initials: 
B! 1+ 4.0 eli atoms/sq.cm . 40 keV 
Finish date: 	Finish time: 	Initials: 
RESIST STRIP 
Start date: 	Start time: 	Initials: 
Immerse in Fuming Nitric Acid 10 mm 
Wash and spin dry 
Finish dale: 	Finish time: 	Initials: 
ANNEAL 
Start date: 	Start time: 	Initials: 
Furnace #1, 950oC, idling on nitrogen 
Preset gas flows as follows: 
Nitrogen 	20% (2.0 1/mm.) 
Load wafers into furnace for 30 miii. 
3rd PHOTO (POSITIVE RESIST) LAYER# 3 
Start date: 	Start time: 	Initials: 
Spin HPR 204 at 6000 rpm for 30 secs 
Soft bake at 105oC for 30 min in static oven 














Develop in 1 vol LSI 2 Developer, 3 vols DI water at 30oC for 60 secs 
Inspect for proper development. 
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Measure resist image: 	microns 
Hard bake at 130oC for 30 mm. in static oven. 
Inspect for proper baking 
Finish date: 	Finish time: 	Initials: 
OXIDE ETCH 
Start date: 	Start time: 	Initials: 
Immerse in 4:1, Animonium Fluoride soln.(40%w/v) : HF to dewet scribelines 
Wash and spin dry 
Finish date: 	Finish time: 	Initials: 
RESIST STRIP 
Start date: 	Start time: 	Initials: 
Immerse in Fuming Nitric Acid 10 mm 
Wash and spin dry 
Inspect for removal of resist. 
Measure etched image: 	microns 
Finish date: 	Finish time: 	Initials: 
PRE-DIFFUSION CLEAN 
Start date: 	Start time: 	Initials: 
Dip in 10% HF for5 secs. 
Wash and spin dry. 
Finish date: 	Finish time: 	Initials: 
POLY-SILICON DEPOSITION 
Start date: 	Start time: 	Initials: 
Furnace #4, 6000C 
Preset flows: Silaxie,60 cc/mm. 
Deposition time: 	45 mm. 
Pressure during deposition: 	mTorr 
Measure poly-silicon thickness: 
Finish date: 	Finish time: 	Initials: 
POLY OXIDE 
Start date: 	Start time: 	Initials: 
Furnace #1, 950oC, idling on oxygen 
Preset gas flows as follows: 
Oxygen 	20% (1.5 1/mm.) 
HCl 15% (0.15 1/mm.) 
Hydrogen 	10% (1.7 1/mm.) 
Load wafers into furnace with Oxygen only flowing. 
5 min.Oxygen + HG 
18niin.Oxygen + HCl + Hydrogen 
5 min.Oxygen 
Finish date: 	Finish time: 	Initials: 
4th PHOTO (POSITIVE RESIST) LAYER# 4 
Start date: 	Start time: 	Initials: 
Spin HPR 204 at 6000 rpm for 30 secs 
Soft bake at 105oC for 30 min in static oven 
Align and expose for secs. (2.5 mW/sq.cm.) 
xxxxxxx 
	
x 	I 	x 
x iMask x 
x 	I 	x 
I off right 
x 	I 	x 
I half of 
x 	I 	x 




Develop in 1 vol LSI 2 Developer, 3 vols DI water at 30oC for 60 secs 
Inspect for proper development. 
Measure resist image: 	microns 
Hard bake at 130oC for 30 mm. in static oven. 
Inspect for proper baking 
Finish date: 	Finish time: 	Initials: 
OXEDE ETCH 
Start date: 	Start time: 	initials: 
Immerse in 4:1, Ammoniuin Fluoride soln.(40%w/v) : HF to dewet t/w 
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Wash and spin dry 
Finish date: 	Finish time: 	Initials: 
POLY SIUCON PLASMA ETCH 
Start date: 	Start time: 	Initials: 
Thm function switch to MANUAL. 
Press STANDBY. 
Press VENT to open system. 
Press STANDBY when door opens. 
Load wafers, one per pedistal, face upwards 
Close door and press START 
Pump down to 30 mTorr with throttle fully open. 
Press on PROCESS 3 (CF4 + 5%02) and adjust flow to give 150 mTorr. 
Press on POWER and set at 2 amps. 
Re-adjust gas flow to keep pressure in the range 150-175 mTorr. 
Etch until patterns clear.(approx. 3 mm.) 
Press off POWER and PROCESS 3. 
Pump to 30 mTorr. 
Repeat above with wafers face downwards to etch backs. 
Press STANDBY and then VENT to open system. 
Press STANDBY when door opens. 
Remove wafers. 
Close door and press START. 
Finish date: 	Finish time: 	Initials: 
RESIST STRIP 
Start date: 	Start time: 	Initials: 
Immerse in Fuming Nitric Acid 10 mm 
Wash and spin dry 
Inspect for removal of resist. 
Measure etched image: 	microns 
Finish date: 	Finish time: 	Initials: 
OXIDE ETCH 
Start date: 	Start time: 	Initials: 
Immerse in 4:1, Ammonium Fluoride soln.(40%w/v) : HF to dewet tJw 
Wash and spin dry 
Measure etched image: 	microns 
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Finish date: 	Finish time: 	Initials: 
PRE-DIFFUSION CLEAN 
Start date: 	Start time: 	Initials: 
Dip in 10%HFfor15secs. 
Wash and spin dry. 
Finish date: 	Finish time: 	Initials: 
PHOSPHORUS DEPOSITION (SOUD SOURCE) 
Start date: 	Start time: 	Initials: 
Furnace #5, 850oC, idling on Nitrogen 
Preset gas flows as follows: 
Nitrogen 	50 (2.0 1/mm.) 
Insert wafers at 4 ins./min. 
20 mm. ramp at 8. bC/mm. to up l000oC 
15 mm. soak 
20 mm. ramp at 8. bC/mm. down to 850oC 
Remove wafers at 4ins./min. 
Measure sheet resistances 
xxx xxxx 
x 	ix 
x I 	x 	N+: 	ohms/sq. 
x 	I x 
x Ni- I Poly x 
x 	I 	x 




Finish date: 	Finish time: 	Initials: 
PHOSPHORUS DEGLAZE 
Start date: 	Start time: 	Initials: 
Immerse for 30 secs. in 10% HF (1 vol HF, 9 vols DI) 
Wash and spin dry 
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Finish date: 	Finish time: 	Initials: 
POLY OXIDE 
Start date: 	Start time: 	Initials: 
Furnace #7, 950oC, idling on oxygen 
Preset gas flows as follows: 
Oxygen 	20% (1.5 1/mm.) 
HG 15% (0.15 1/mm.) 
Hydrogen 	10% (1.7 1/mm.) 
Load wafers into furnace with Oxygen only flowing. 
5 min.Oxygen + HG 
l8min.Oxygen + HCl + Hydrogen 
5 min.Oxygen 
Finish date: 	Finish time: 	Initials: 
5th PHOTO (POSITIVE RESIST) LAYER# 6 
Start date: 	Start time: 	Initials: 
Spin HPR 204 at 6000 rpm for 30 secs 
Soft bake at 105oC for 30 min in static oven 














Develop in 1 vol LSI 2 Developer, 3 vols DI water at 30oC for 60 secs 
Inspect for proper development. 
Measure resist image: 	microns 
Hard bake at 130oC for 30 mm. in static oven. 
Inspect for proper baking 
Finish date: 	Finish time: 	Initials: 
OXIDE ETCH 
Start date: 	Start time: 	Initials: 
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Immerse in 4:1, Ammonium Fluoride soln.(40%w/v) : HF to dewet t/w 
Wash and spin dry 
Finish date: 	Finish time: 	Initials: 
RESIST STRIP 
Start date: 	Start time: 	Initials: 
Immerse in Fuming Nitric Acid 10 mm 
Wash and spin dry 
Inspect for removal of resist 
Measure etched image: 	microns 
Finish date: 	Finish time: 	Initials: 
REFLOW PYRO DEPOSITION 
Start date: 	Start time: 	Initials: 
PWS 2000 Hotplaxe at 430oC, in right hand rest position. 
Preset SPEED: 200 
Preset gas flows as follows: 
Nitrogen(02),80 (4.0 1/min):Nitrogen(SiH4),60 (2.9 1/mm) 
5%Silane,1 10 (1.31/mm): 1%Phosphene,80 (0.961/mm): Oxygen,60 (0.651/mm) 
Water flow, 100 
Include one fresh 14-20 ohm.cm . P-type test wafer per batch. 
Place up to 6 wafers onto hotplate as close as possible to centre. 
Press button <-- to deposit 
When hotplate stops, remove wafers to steel worktop with Bernoulli tweezer 
Reload with fresh wafers and press button --> 
Continue with whole batch. 
Measured thickness: 
NOTE: Proceed immediately to First Reflow 




Idling ambient: Oxygen 
Preset gas flows as follows: 
Oxygen 	50 (2.0 1/mm.) 
Start date: 	Start time: 	Initials: 
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20 min. furnace time 
Etch reflow pyro off extra TPW in 4:1, NH4F:HF. 
Measure sheet resistance at 5 points: 	ohms/sq. 
Discard T/W after use. 
Finish date: 	Finish time: 	Initials: 
DENS IFICATION OF REFLOW PYRO 
Start date: 	Start time: 	Initials: 
Furnace #7, 950oC, idling on oxygen 
Preset gas flows as follows: 
Oxygen 	28% (1.4 1/mm.) 
Hydrogen 20% (2.0 1/mm.) 
Load wafers into furnace with Oxygen only flowing. 
5 min.Oxygen 
15 min.Oxygen + Hydrogen 
5 min.Oxygen 
NOTE: Proceed immediately to resist spin for contact photo. 
Finish date: 	Finih time: 	Initials: 
6th PHOTO (POSITIVE RESIST) LAYER# 6 
Start date: 	Start time: 	Initials: 
Spin HPR 204 at 6000 rpm for 30 sees 
Soft bake at 105oC for 30 min in static oven 














Develop in 1 vol LSI 2 Developer, 3 vols DI water at 30oC for 60 sees 
Inspect for proper development. 
Measure resist image: 	microns 
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Hard bake at 130oC for 30 mm. in static oven. 
Inspect for proper baking 
Finish date: 	Finish time: 	Initials: 
OXIDE ETCH 
Start date: 	Start time: 	Initials: 
Immerse in 4:1, Ammonium Fluonde soln.(40%w/v) : HF to dewet t/w 
Wash and spin dry 
Finish date: 	Finish time: 	Initials: 
RESIST STRIP 
Start date: 	Start time: 	Initials: 
Immerse in Fuming Nitric Acid 10 mm 
Wash and spin thy 
Inspect for removal of resist. 
Measure etched image: 	microns 
Finish date: 	Finish time: 	Initials: 
SECOND REFLOW 
Start date: 	Start time: 	Initials: 
Furnace #2, 1050oC, idling on Nitrogen 
20 mm. Nitrogen ,25,(l 1/mm.) 
Finish date: 	Finish time: 	Initials: 
PRE-ALUMINTIJM EVAPORATION CLEAN (N-CH.SI GATE) 
Start date: 	Start time: 	Initials: 
Dip 20 secs. in reflow etch: 25 vols Ammonium Fluoride soln.(40%w/v),l vol HF 
Wash and spin dry 
Re-measure sheet resistances 
xxxxxxx 
xix 
x 	I 	x 	N+: 	ohms/sq. 
x I x 
x N+ I Poly x 
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Discard test wafer 
Finish date: 	Finish time: 	Initials: 
ALUMINIUM EVAPORATION (Si GATE) 
Start date: 	Start time: 	Initials: 
Load wafers on palettes and load into Baizers BAS 450 coater. 
Pump system to 5e-6 or better with Meissner trap. 
Close shutter 
Throttle pump and admit argon at 2e-3. 
Set integrator at 11500, Range 3 
Run up Aluminium/Silicon target to 6 kW. 
Open shutter until integrator times out. 
Warm up Meissner and chamber. 
Vent system and remove wafers. 
Finish date: 	Finish time: 	Initials: 
7th PHOTO (POSiTIVE RESIST) LAYER# 7 
Start date: 	Start time: 	Initials: 
Spin HPR 204 at 4000 rpm for 30 secs 
Soft bake at 105oC for 30 min in static oven 
Align and expose for secs. (2.5 mW/sq.cm .) 
Develop in 1 vol LSI 2 Developer, 3 vols DI water at 30oC for 60 secs 
Inspect for proper development. 
Measure resist image: 	microns 
Hard bake at 130oC for >60 mm. in static oven. 
Inspect for proper baking 
Finish date: 	Finish time: 	Initials: 
ALUMINIUM ETCH 
Start date: 	Start time: 	Initials: 
R.I.E. etch to clear patterns. 
Finish date: 	Finish time: 	Initials: 
-214- 
RESIST STRIP 
Start date: 	Start time: 	Initials: 
Immerse in Fuming Nitric Acid 10 mm 
Wash and spin dry 
Inspect for removal of resist. 
Measure etched image: 	microns 
Measure A1Si thickness: 	Microns 
Finish date: 	Finish time: 	Initials: 
SINTER 
Start date: 	Start time: 	Initials: 
Furnace #8, 435oC, idling on Nitrogen 
5 mm. Nitrogen,25,(1 11mm.) 
10 mm. 40% Hydrogen/Nitrogen,25,(1 1/mm.) 
5 mm. Nitrogen 
Finish date: 	Finish time: 	Initials: 
ELECTRICAL TEST 
Start date: 	Start time: 	Initials: 
Finish date: 	Finish time: 	Initials: 
OVERLAY PYRO DEPOSITION 
Start date: 	Start time: 	Initials: 
PWS 2000 Hotplate at 430oC, in right hand rest position. 
Preset speeds: 330 <-- and 600 --> 
Preset gas flows as follows: 
Nitrogen(02),80 (4.0 ]/min):Nitrogen(SiH4),60 (2.9 1/mm) 
5%Silane, 110(1.3 1/mm): 1 %Phosphene,20 (0.15 1/mm): Oxygen,60 (0.651/mm) 
Water flow, 100 
Place up to 6 wafers onto hotplate as close as possible to centre. 
Press PROGRAM button and START button 
When hotplate stops, remove wafers to steel worktop with Bernoulli tweezer 
Continue with whole batch. 
Measure thickness: 	Angstroms 
Finish date: 	Finish time: 	Initials: 
-215- 
8th PHOTO (POSITIVE RESIST) LAYER# 8 
Start date: 	Start time: 	Initials: 
Spin HPR 204 at 4000 rpm for 30 secs 
Soft bake at 105oC for 30 min in static oven 
Align and expose for secs. (2.5 mW/sq.cm .) 
Develop in 1 vol LSI 2 Developer, 3 vols DI water at 30oC for 60 secs 
Inspect for proper development 
Hard bake at 130oC for 30 mm. in static oven. 
Inspect for proper baking 
Finish date: 	Finish time: 	Initials: 
OVERLAY PYRO ETCH 
-. 	Start date: 	Start time: 	Initials: 
Immerse in 4:1, Animoniurn Fluoride soln.(40%w/v) : HF to dewet scribelines 
Wash and spin dry 
Finish date: 	Finish time: 	Initials: 
RESIST STRIP 
Start date: 	Start time: 	Initials: 
Immerse in Fuming Nilric Acid 10 mm 
Wash and spin dry 
Inspect for removal of resist. 
Finish date: 	Finish time: 	Initials: 
Papers associated with this thesis. 
M. Fallon, J. M. Robertson, A. J. Walton, R. J. Holwill "Examination Of LOCOS Process 
Parameters And The Measurement Of Effective Width" Proc. IEEE 1991 hit. Conf. for 
Microelectronics Test Structures, Japan March 1991 
R.S Ferguson, A.J. Walton and M. Fallon "An Interactive Process Modelling Simulator; its 
Capabilities and Performance" Swansea, Proc Process and Device Modelling Alvey Meeting, 
19-21 Sept 1988, PP54-71 
R.S. Ferguson, M. Fallon and A.J. Walton "The Capability and Design of an Interactive 
Process Simulator" UK IT 88 Swansea 4-7 July 1988 
R.S. Ferguson, A.J. Walton and M. Fallon "Developments with EQUIPS" The Third Process 
and Device Modeffing Alvey Conference, PP42-46 Oct 1987 
Proc. IEEE 1991 mt. Conference on Microelecironic Test Structures, Vol.4, No. 1, March 1991. 	157 
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thstract: Device isolation by means of LOCOS and field 
rnplantation are commonly incorporated in current MOS 
processes. These two process steps interact to impact the 
ffective MOS transistor width. This paper examines the 
opographical features determined by pad oxide and nitride 
hicknesses and compares the physical with the effective 
lectrical width. 
INTRODUCTION 
Device isolation by means of LOCOS [1], is a widely used 
echnology and has been the subject of much research, 
iarticularly as device dimensions have reduced towards the 
ubmicron regime. Inherent in the LOCOS process is the loss 
f silicon caused by the lateral diffusion of the oxidant and the 
o-called bird's beak [2]. As the bird's beak may be as great 
s 1pm, it can play a significant part in determining device 
haracteristics [3], as well as consuming relatively large areas 
or sub-micron technologies. 
Whilst the topography of the bird's beak impacts the 
urface width of the MOS transistor, it is normally 
omplicated by the presence of a field inversion implant [4]. 
hus the quoted bird's beak length, Lu,, is not sufficient in 
self to predict the effective loss of the drawn dimension. 
This work investigates variation of topographical structure 
ith pad oxide-nitride thicknesses and compares the 
lectrically extracted width against these topographical 
eatures. 
FORMATION OF THE BIRD'S BEAK 
The bird's beak features are detailed in figure 1 where 
he encroachment of the field oxide into the active area can be 
ibserved. It has been recognised [5], that thicker pad oxide 
nd/or thinner silicon nitride can increase the length of the 
iird's beak, Lfrb:  a thicker pad oxide exposes more area to 
xidant diffusion and a thinner nitride lessens the rigidity of 
he mask allowing greater deformation which effectively 
ncreases the size of the oxidation window. Methods of 
educing this feature have included the introduction of an 
ntermediate oxyrntride layer. Other technologies involve 
:ilicon etching [6] or sacrificial polysilicon [7]. All these 
ntroduce further process steps with the aim of improving 
Jevice isolation and/or increasing packing density. The 
onventional LOCOS process is limited by the presence of the 
)ird's beak and while its effect may be minimised it can never 
e eradicated. For good isolation an appreciable field oxide 
.hickness is required and so the option used here to reduce the 
Figure 1. LOCOS Profile 
length of the bird's beak is to select an appropriate 
combination of pad oxide and nitride thickness. This paper 
examines this relationship and its effect upon the effective 
width of MOS transistors. 
3. EXPERIMENT 
A standard NMOS process using <100> 14-20 fl-cm p-
type material was employed. The boron field and threshold 
adjust implants were 2x 1013  at lOOkeV and 4x 1011  at 40keV 
respectively. The field and gate oxides were 1.2 pm and 
800A respectively. The gate oxidation cycle was repeated to 
provide a sacrificial oxidation to eliminate the white ribbon 
effect [8]. To observe the effect of different of pad oxide and 
nitride thicknesses the following combinations were processed: 
the pad oxides were incremented in 8 steps from 50A to 930A 
and the nitride in 5 steps from 370A to 5500A. A wet 
oxidation at 950°C was used to grow the pad oxide and the 
LPCVD nitride was deposited at 800°C. The required 
patterns were defined using RIE. This produced a 40 element 
matrix after which all wafers received identical processing. 
From the matrix of oxide/nitride thicknesseS, 3 classes of 
cross-sectional profiles can result as illustrated in figure 2. For 
the thin nitride, corresponding to low mask stress, a smooth 
transition from gate to field oxides can be observed. As the 
nitride thickens, a step in the silicon substrate appears which is 
associated with increasing stress in the nitride. In the extreme 
the familiar bird's beak crest disappears entirely, with virtually 
complete suppression of oxidation beyond the original sihcon 
surface covered by the nitride mask. 
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Figure 2. The three classes of LOCOS profiles. 
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MEASUREMENTS AND RESULTS 
A 2 x n pad array layout was used to connect to the 
discrete enhancement MOS transistors. Six different design 
widths of 1.i.m, 1.5p.m, 2.5p.m, 51.i.m, 7p.m and lOp.m were 
matched to a length of 5ii.m with each transistor individually 
connected to its own set of pads. 
The measurement consisted of biasing the transistors into 
inversion and extracting the maximum transconductance (g). 
On average 16 measurements were made for each combination 
of pad oxide (Tn ) and nitride (Ta ) thickness. The effective 
loss in electrical width was obtained from the intercept on the 
width axis and figure 3 shows one such measurement. 
Figure 4 shows the expected relationship between Awe 
and T. and T: as the pad oxide increases AW ff increases, 
particularly so for thinner oxides. Furthermore, as T.  
increases, AW ff is reduced. For thin nitrides AW ff is 
between 1.4m and 2.5iim. This means that either the bird's 
beak length or the distance that field implant has diffused is 
between 0.7ii.m and 1.25am. The increase of AW ff with TP 
implies it is the former, thus fixing the maximum length of 
field implant diffusion at 0.7p.m, which is the minimum value 
of Lbb.  However, as T. increases, AW,,ff becomes largely 
independent of the thickness of the pad oxide and has a value 
of about 0.7p.m. Consequently, we can deduce that maximum 
distance the field implant diffuses is about 0.35pm.  
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Figure 4. Awe vs pad oxide thickness (Tn ) and nitride thickness (Ta ) 
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After measurement of tWeff,  devices with 2.5p.m drawn 
is were cross-sectioned and examined under the SEM. 
topographical width of the conducting channel (W,) as 
ed by the onset of the bird's beak was measured. Figure 
licates this dimension together with a number of others 
i will be used later. Although no nitride edge is visible at 
nd of the process, the length of the bird's beak can be 
ed from the drawn device width and the width of the 
:ant channel as given below. 
Figure 5. Dimensions used to define LOCOS structure 




Figure 6 uses a transistor with W= 2.5p.m as a reference to 
compare Weff  and W5 and extract the topographical effect of 
the bird's beak. 
Whilst W, is never greater than W, it can be seen that 
at low values of nitride thickness, W, and W, follow each 
other quite closely, to within 0.25p.m. At higher values of T, 
which produce the extended planar channel of figure 2(c), 
(shown in close-up in figure 7), the difference between W and 
Weff can be high as 0.5p.m. This difference then, is simply 
the loss in effective width due to the field implant diffusion 
extending beyond the bird's beak. From figure 6 the 
minimum value of Lbb  is obtained when W 5 is a maximum. 
Using equation (1) the minimum value of L1,,, is 0.11p.m, and 
the distance implant has diffused past this point is 0.24prn, 
giving a total loss of effective width on one side of 0.35m 
which is similar to the measurements made in reference [ 91, 
where a pad oxide of 20A was used in in combination with 
2000A of silicon nitride. 
5. CONCLUSIONS 
Since W. is always greater than W ff , no extension of 
conducting channel beyond the gate oxide occurs, despite the 
projection of the planar gate dielectric above the angled silicon 
substrate [10]. Thus no corner, or Inverse Narrow Width 
Effect is seen which agrees with previously reported results [3]. 
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Figure 6. W (open) and W, (filled) vs TP and T,, 
Figure 7: Extension of gate electrode beyond conducting 
channel. 
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The limit then in topographical packing density may be 
achieved by physical reduction of the bird's beak, but for 	[8] 
varying pad oxideinitride mask combinations the effective 
jevice width is limited by the presence of the field implant. 
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AN INTERACTIVE PROCESS MODELLING SIMULATOR: 
ITS CAPABILITY AND PERFORMANCE 
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The paper reviews the work leading to the production of the interactive process 
modelling package EQUIPS. 
EQUIPS was developed primarily because there was a requirement for a modelling 
package that would perform 2-dimensional process simulation with input and output in an 
easily comprehensible format while not requiring significant computational overheads. The 
code has been designed to be portable and is written in FORTRAN77. It executes on the 
latest generation of personal workstation systems, such as the VAX Station 2000. 
The constraints that such a specification imposed on the numerical model led us to 
select a moving/modifiable finite elment procedure for the solution of the equation set that 
is obtained from the physical models of the fabrication process. The package can be bro-
ken down into a set of subunits. Each one was developed separately and although a set of 
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common nodal points are used the models use different algorithms. It is inappropriate to 
detail these models in this paper and those interested are referred to [2] [3]. 
2. EQUIPS: THE MODELS 
Although EQUIPS is based on finite element algorithms, the coefficients and the phy-
sical models of processes follow closely the well characterised ones such as those in 
SUPREM Ti and III. This approach has the advantage that the results given by EQUIPS 
very closely match those that users have found acceptable in the past. A further advantage 
here is that the process specific parameters for SUPREM models have probably been cali-
brated and can be readily used in EQUIPS. EQUIPS also offers the user of choice of 
model so that other physical models can be benchmarked against the existing ones. 
2.1 IMPLANTATION 
Implantation is simulated in EQUIPS using a multiplicative function of vertical and 
horizontal distributions. The horizontal model can be selected from a Gaussian. joint half-
Gaussian or Pearson type IV. The distribution in the horizontal dimension follows a model 
proposed by Selberherr et al [1] which in essence is a curve fit to data obtained using 
Monte Carlo simulation. The results from a typical implant step are presented in Figures 1, 
2 and 3. Here a simulation region 0.5ê.i.m wide by 0.4.m deep is depicted. a vertical edge 
Si 3N4 mask covers the right hand half and a dose of 10 16  As was implanted at 100 keV. 
EQUiPS automatically edits the solution mesh to optimise the positioning of the solu-
tion points to pick out important features by iteratively implanting and using the nodal 
values of concentration to decide if additional nodes are required. 
2.2 DIFFUSION 
The diffusion model uses an implicit backward difference solution for the 2-D diffu-
sion equations for a angle species. Like other packages the diffuon coefficient is concen-
tration dependent and if desired the electric field at each point can be calculated to give a 
field enhanced term by invoking empirical models. An example of the use of the diffusion 
model is discussed in section 5. 
2.3 OXIDATION 
Oxidation is modelled by a solution for the steady state diffusion of oxygen in Si0 2 
which then reacts at the oxideisilicon interface with the subsequent addition of oxide at the 
interface. The extra volume of oxide created causes the solution domain to deform as does 
the solution mesh. To maintain compatibility with the Deal-Grove model that is well cali-
brated the two-dimensional numerical model oxide thickness is scaled to conform with 
Deal-Grove predictions in unmasked regions well away from mask edges. EQTJIPS conse-
quently predicts growth of the same magnitude as SUPREM but with a good approxima-
non to the shape of the oxide in the vicinity of the mask edges. Figures 4 and 5 show plots 
of the finite element mesh before and after the simulation of an oxidation step. 
3. USER INTERFACE 
A sinificant portion of the code within EQUIPS is devoted to the user interface and 
the graphical presentation of the result of simulations. The package can cope with a large 
range of devices. It interfaces particularilv well in an environment when two screens(or a 
deice that can simulate two screens) are available. This separates the character 
Inpuuoutput from the graphical input/output and gives a very user friendly appearance. 
providing a continously updated display of the status of the package operation. Figure 6 
illustrates the appearance of some of the EQUIPS command menus. 
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The package EQUGS was created specifically to complement EQUIPS and the imple-
mentation allows users to add device drivers for any graphics terminal with very little pro-
grarnming effort. 
4. MESH EDITOR AND REFINEMENT 
Since EQUIPS uses the FE metbod optimisation of the mesh is a critical factor in 
achieving good accuracy and performance. In order to allow the mesh to be readily modi-
fied EQUIPS uses a rectangular grid that can be subdivided by allowing a nodal point to be 
located at the centre of each side as well as on the quadrilateral vertices. A triangular 
mesh is then superimposed automatically for the calculation stage. The retention of the 
"square' mesh permits an editing operation. Nodal points and hence elements, can be 
added or removed without destroying the.continuity of so that the triangular mesh. Refin-
ing the mesh can consequently be accomplished, the greatest concentration of nodal points 
can be made to effectively follow the dopant during processing. There is some automation 
of the refinement process which reduces the need for user intervention but to obtain the 
most efficient mesh, say for a large problem of typically 1200 nodes some user interaction is 
desirable. The interactive mesh editor is easy to use and EQUGS provides drivers for the 
"Graphical Input" devices on most terminals. A device that has mouse, joystick or tablet 
gives very rapid editing. 
S. BENCHMARKING 
EQTJIPS has been benchmarked against the programs SUPREM H. SUPREM III and 
ICECREM as well as on the Edinburgh Microfabrication Facility 6 .m NMOS process. 
Tables 1, 2 and 3 summarises some observations 
Benchmarking has also been carried out against a standard problem proposed by 
GEC. The diffusion of As at 950 0C for 5 hr. after an initial implant. of 1016  with o'
X. = 
0.05 and r = 0.25. A comparison is presented in figures 7 to 15. It can be seen that 
EQUIPS is in good agreement with the benchmark problem. From Table I it can be seen 
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iat there is reasonable agreement between the models and experiment. The low value of 
ie sourceidrain oxide thickness produced by EQUIPS can be ealy corrected by adjusting 
ie linear rate-constant as this oxidation takes place over a heavily phosphorus doped sub-
Tate. This was in fact implemented in the case of STJPREM Ii but had not yet been 
icluded in the present version of EQUIPS. 
CONCLUDING REMARKS 
EQUIPS appears to fill a gap in the packages available to the device and process 
ngineer. It operates interactively with very user friendly menu type commands that 
equire little user training. In tests the accuracy has proved to be as good as the SUPREM 
ackages while also offering simulation in two-dimensions. if necessary, EQUIPS can be 
sed in a batch mode whenever a larger number of solution points are required for greater 
ccuracy 
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Oxide EQUIPS SUPREM U SUPREM 3 ICECREM EXPERIMENT 
Initial 470A 565A 594A 544A 550A 
Oxide 
Gate 730A 842A 914A 836A 850A 
Oxide 
Source- 1150A 1934A 
Drain 
Field 14.510A 14,500A 16.300A 15.400A 145OOA 
Oxide 
Table 1 : Comparison of oxide thickness 
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X EQUIPS SUPREM II SIJPREM 3 ICECR.EM EXPERIMENT 
Depletion 0.284m 0.26m 0.23m 0.23iirn 
region 
Source- 1.39.m 1.7&m 1.37gm 1.391Lm 1.5m 
Drain 
Table 2 Comparison of junction depth 
Program 
Resistivity (fl/c) 
EQUIPS STJPREM 11 SUPREM 3 ICECREM EXPERIMENT 
Enhancement 
Region 
2.15 x 10 3.52 x 104 3.97 x 10 2.39 x 104 
Depletion 
Region 
8.810 5,490 4.4140 6,440 
Source- 
Region 
9.0 17.4 11.1 15.0 11.0 
Table 3 : Comparison of sheet resistivity 
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FIGURE 1 
	
Contour plot of concentration after implant of 1e16 As 
at 100 keV into half masked Si substrate 0.5 microns 
wide and 0.4 microns deep. 
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FIGURE 2: Concentration in vertical sections through substrate, after 
implant described in Fig. 6.1. 
62 










LO 	113 	1 25 	L3 
IDC 
 
FIGURE 3: Concentration in horizontal sections through substrate, 
after implant desribed in Fig. 6. 
63 
TRLAt'GLJLAR F.E. 	MES4 278 ELEMENTS AND 175 NODES PO*Id. 
WIDTH 	Iø.O 	(u'iseroru) DEPTH 5.0 (iuerer.u) PSihci, 
_ I 
_'.,. X direction 	 Surc. NOUk pro4]. 
•... Y dir.ctio, 
FIGURE 4: E.Q.U.I.P.S. Mesh before simulation of oxidation step. 
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FIGURE 5: Mesh after completion of oxidation step. 
Wet oxide 60 mins 1050 C. 
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IMPLNTTION COMMAND OPTIONS 
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FIGURE 6(b): 	Implantation data 
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FIGURE 6(e): Oxidation data 
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22-SEP-87 	 10: 7: 34 
[ PLOT OPTION ME&J ] 
VER. SECT. 	HOP. SECT. 	ISO. PROJ 
	
CONTOUR 
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FIGURE (c): Plot menu 
22-SEP-67 	 10: 33: 24 
--------- - ----- - ------------ 	- ------------- --------------------- 
IMPtITY CHARGE IN EACH LAYER ( pC urn-i ) 
LAYER 	 6 	As 
OXIDE 	 1.916E-06 6,360E-10 
SILICON I 	5.165E-04 1.714E-07 
NITRIDE 	! O.000E+00 0.000E.0 
POLY SILICON ! 	0.000E+00 0.C*E+00 
CHARGE SUM ! 	5.184E-04 1,721E-07 
PRESS RETURN I 
ZZ 44.3 s 1 ____ 	198 1 *i1t?i1 	340 1 = 5.00 urn I ____ 2.00 urn 
VIEW CF CONCENTRATION FUNIO 
ET= j.0 Fra 	5C.0 
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FIGURE 8: G.E.C. benchmark. 
Vertical sections through implant of Figure 7. 
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FIGURE 	. G.E.C. benchmark. Horizontal sections through 
implant of Figure 7. 
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FIGURE 10: C.E.C. benchmark. Mesh used to produce the 
diffusion solution. 
RSPEVE VIEW OF 	CONCENTRATION FUNCTION 
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FIGURE 12: G.E.C. benchmark. Diffusion of implant 
	
Contour 
plot from E.Q.U.I.P.S. 
LCC C0KX1;Ar10?4 
x MOCIN I M  
1E El 
- 
III 	LM 	1I 	L"I 	LIM 
	
IM :iro s:.: 	:MtCJ 
FIGURE 13: G.E.C. benchmark. 
VERTICAL sections through diffused profile of 
Figures 11 and 12. 
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FIGURE 14: G.E.C. benchmark. 
HORIZONTAL sections through diffused profile of 
Figures 11 and 12. 
CONTOUR PLOT OF IMPURITY CONCENTRATION 	 72 
CONTOUR VALUES 
1 1.00E 15 
2 O.IOE 17 
3 O.10E 18 
4 O.1OE 19 
5 O.1OE 20 
6 O.10E 21 
FIGURE 15: Contour plot of CEC benchmark 
CONTOUR PLOT O 	IMPURIT'( CCNCENTRATICN 
CONTOUR VALUES 
1 1.00E 15 
5 0. 1 0 E 20 
6 O0E fl 
FIGURE 16: Contour plot of GEC benchmark problem from 
E.Q.U.I.P.S simulation. 
INTERACTIVE PRUCESS SIMULATW< (EQUIPS) 
by 
R.S. Ferguson 
Queens University belfast 
and 
A.J. Walton and M. Fallon 
Edinburgn Microfabrication Facility 
University of Edinouryn 
SUMMARY 
EQUiPS is a two dimensional interactive process simulator tnat 
is aesigned to execute rapidly on any computer system wltn 1 Mbyta 
of memory and 5 Mbytes of disK storage. The source is standaru FUR-
IRAN 77 and includes grapnics software for 15 types of terminals and 
plotters. me process steps tnat can be modelled are IMPLI.iITMTIU1, 
PREDEPUSITIUN, DIFFUSIUN, UXIDATIUN, ETCHING and LAYER DEPUSITIUN. 
A non-system depencent Datcning proceoure is also incluaca. Trie 
solution of the modelling equations is performed by a self con-
sistent alyoritnm based on trte finite element method witn a cnoice 
of implicit or explicit transient solution techniques. Uxidation is 
modelled by allowing tne mesn to automatically adapt so as to accon-




EQUIPS is a menu driven interactive process model for SiInuldt-
ing tne fabrication of silicon integrated circuits. The finite ele-
rnent method is employed to solve tne partial differentidi equations 
in two dimensions. 
Experience in trie field of device modelling nas snown that tne 
finite element method requires a very carefully designed inesn if 
full advantage to be taken of tne tecnnique. EQUIPS consequently 
uses a sophisticated interactive yrapnical mesh editor that al.lows 
tne user to quickly prepare a suitable mesn and adjust it appropri-
ately for different pnases of tne solution. The mesh editor may 
also be used for automatic mesn refinement as the sitnuation 
proceeds. This can be applied during each iterative cycle in trie 
solution but it is time Consuming and is not recommended when tne 
program is operated in the interactive mode. 
Altnougrs EQUIPS is primarily intenaea for interactive use, it 
is possiole to execute particular process steps in a batch mode if, 
for example, a rilyner accuracy is required. This is accornpllsned 
witnout having to rely on system dependent features of tne computer. 
The user requests tnat tne step oe executed off line, aria tne pro-
gram tnen sets a flag file and finishes. The user then simply 
enters a background process aria later, when EQUIPS is restarted tne 
initial state is that at the end of the oatcn step. 
Any program which is interactive must present results in such 
a manner which enables them to be easily interpreted and EQUIPS 
gives tne option of contour ana surface plots as well as 1-U 5cc-
tions. To enhance its portability the program interfaces directly 
with EQUGS wniCh is a grapnics library specifically written for 
EQUIPS. This is capable of driving 15 types of terminals and 
plotters and the software nas been designed to allow tne addition of 
extra devices with minimal effort. 
The algoritnm upon whicri EQUIPS is based is straiyntforward. 
The non-linear equations are linearised by using short time steps 
and solving for tne diffusion of each impurity separately. Tne ef-
fect of coupling is taken into account by calculating the electric 
fiela due to carrier impurities and using this to ennance or retard 
diffusion. A maximum number of four dopants can be present during 
tne simulation. 
Uxidation is modellea by including in tne alyoritnm time step 
loop a model (steady state Poisson problem with Neumann and mixed 
bUundaris) tnat preuicts tne amount of oxide grown at time Si/iU 
intertace. Tue finite element mnesn is tnen deformed to al luw lu.  
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tne volumetric expansion and tne consequent redistribution of impur-
ities at tne interface calculatea. 
EUIS is primarily being used on a MICUV\X 11 	System and 
give very reasonable response times for all stages itn tne possiole 
exception of tne diffusion and oxidation ste.is if a 	large rnesn is 
used 	(1000 nodes 1500 elements). However, witn careful mesn deslyn 
500 nodes and 750 elements will give a very yooa covering (jOuidifl 3110 
result in processing times commensurate witfl interactive use. 
The user Cdfl create a default file tnat allows model parame-
ters to be modified so tnat tne simulation can be tailored to vlrtj-
ally any specific process. Witn EQUI'S oeing interactive, its 
elegance can only be fully demonstrated trirougn use Out tne tollow-
ing examples give an illustration of some of its cdaD1lities. Fig-
ore 1 Snows tne deformed mesn wrlicn results from an oxidation Step. 
It snould be noted tnat in tne original mesn (designed using tne in-
teractive mesn editor) tne oxide was modelled by only four elements 
in its widtfl. Figure 2 illustrates a simple mesn for wriiCn is used 
for tne implant of figure 3. The resulting concentration is snown 
as a contour plot in figure 3. Figure 4 SflowS tne mesn creatcu Dy 
using tne automatic inesn refinement procedure after tne implant of 
figure 3. 
-. 10,• 
Finure 1. 	Mesh deformation after Oxidtjon 
Fioure 2. 	Initial mesh and mask used for the implant 
ficure 3. 







2 O.IOE 19 
3 0.10E 20 
4 O.IOE 21 
7s 
Figure 3. 	Implant profile for boron imlant (1016 at 50 Key) 
Finure 4. 	Resultinn me!hi after the implant of fiur, 3 
usini automatic refnement. 
DEVELOPMENTS IN THE E.Q.U.1.P.S. PACKAGE 1986-1987 
by 
R. S. Ferguson, A. J. Walton and M. Fallon. 
1.0 Introduction 
We will present a paper detailling developments an changes introduced into the 
E.Q.U.J.P.S. package during the last 12 months. ie . since the last club 
meeting. We will stress changes in the models and changes in the user interface 
and will report some results on the verification of the simulations from 
E.Q.U.I.P.S. by comparison with one dimensional code and with the G.E.C. 
benchmark problem. 
2.0 Changes to the E.Q.U.I.P.S. code. 
2.1 The user interface. 
2.1.1 E.Q.U.G.S. Graphics library 
The graphics package that is required to run along with EQUIPS has also been 
updated to version 3.5, this again corrects some bugs and in particular has 
corrected the problem found when creating long strings of character output with 
routine CHAHOL and using the hardware chartacier facility of the display 
terminal. This version is also available on request. Other character handling 
routines CHAFIX etc. have been rewritten to make use of FORTRAN 77 character 
facilities. 
2. 1 .2 User manual 
A new version of the user manual has been prepared, this gives some example 
simulations of the use of EQUIPS as well as detail about executing the package. 
2.1 .3 Defaults for diffusion models. 
Two default files can now be accessed by the user of EQUIPS SU2PAR.DAT and 
EQUPAR.DAT in these all the coefficients for the SUPR.EM and ICECREM like 
diffusion models can be changed by the user simply by editing the appropiate 
text. 
2.2 Sheet resistivity calculation. 
The calculations for sheet resistivity in EQUIPS versions 1.0 to 1.5 are known 
to be inaccurate, (ie they disagree with SUPR.EM ). The reason for this is that 
the mobility used is not field dependent, this has been changed in EQUIPS and 
the corrected code are included in version. 1 .6. along with the the correction 
of a few other minor 'bugs that do not affect the VAX/VMS version but may 
cause a problem on other systems. 
2.3 The implantation model. 
This has been completely rewritten. The first point to make here is that it is 
now designed to give exactly the same output as SUPREM II and Ill when those 
models are chosen. This means that for As P and Sb diffusion a joined half 
gaussian is used and for Pearson IV models an empirical exponential tail is 
added. The model, of course only looks like SUPREM if comparison is done in one 
dimension. For example simulating the implantation of As lE16 100 keV into a Si 
substrate doped with Boron. The peaks are reported at depths of 0.110 pm and 
0.112 pm respectively withs values of 4.19E21 and 4.18E21. The effect of mask 
edges and lateral scattering is simulated by the incorporation of a new model 
based on work reported by Hobler, Langer and Selberherr. (Swansea-1986) This 
model consists of a sophisticated fitting procedure for lateral standard 
+2. 
deviation and straggle which is dependent on the vertical position as well as 
the energy of the implanted ions. The model was derived by fitting data 
obtained from monte-carlo simulations. It appears to give a much more accurate 
simulation of the two-dimensional implantation ( and is in fact faster than the 
previous model). Figure 1 shows a contour plot of the above As implant adjacent 
to a mask edge, figures 2 and 3 show vertical and horizontal sections through 
the implant. 
2.3 The Diffusion model. 
A new diffusion model model 2 has been written to give the user the 
opportunity to use a SUPREM II like model, as mentioned above the parameters 
for this model can be changed by editing the default file. The model has been 
shown to work well diring verification, particularily for the diffusion of As. 
2.4 The Oxidation model 
The old oxidation model was not particularily accurate in predicting oxide 
thicknesses. The new model uses an approach of combining the accuracy of a 
one-dimensional approach th calculate the oxide thichntss well away from a mask 
edge coupled to the two-dimensional model to predict the shape of the oxide 
layer adjacent to a mask edge. 
3.0 Verification and evaluation 
3.1 G.E.C. Benchmark. The new SUPR.EM TI diffusion model (model 2)in EQUIPS 
gives very good agreement with the GEC benchmark. Examination of figures 4-I I 
give a comparison of the two sets of results. 
4.0 Future development to the EQUIPS code. 
The experiments, that to date have not been very successful, to automate the 
mesh reduction and refinement during diffusion will continue since we feed 
that most users do not want to use the interactive editing facility to create 
meshes for themselves at each stage of the process. 
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CONTOUR PLOT OF ]MPUR[TY CONCENTRAT]ON 
44 .  
CONTOUR VALUES 
I I.ØØE 13 
2 1.ØØE [4 
3 I.02E 15 
4 0. IØE 17 
5 0. ]ØE 18 
6 0. ]OE 19 
7 0. JOE 2e 
8 0.IBE 21 
9 0. 1E 22 
FIGURE I Contour plot of concentration after implant of 1e16 As 
at tOO keV into half masked Si substrate 0.5 microns wide 
and 0.4 microns deep. 
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FIGURE 2 Concentration in vertical SeCtiOns 
through substrate, after implant described in Fig. 6.1 
FIGURE 3 Concentration in horizontal sections 
through substrate, after implant described in Fig. 6. 
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FIGURE 4 G.E.C. benchmark. Implant on an E.Q.U.I.P.S. mesh. 
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FIGURE 5 G.E.C. benchmark. 
Vertical sections through implant 
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FIGURE 6 G.E.C. benchmark. 
Horizontal sections through implani 
of Figure. 4 
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FIGURE 7 G.E.C. benchmark. Mesh used to produce the diffusion solution. 
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FIGURE 8 G.E.C. benchmark. Diffusion 
of implant Projection plot. 
FIGURE 9 G.E.C. benchmark. Diffusion 
of implant. Contour plot. 
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FIGURE 10 G.E.C. benchmark. 	 FIGURE 11 G.E.C. benchmark. 
VERTICAL sections through diffused HORIZONTAL sections through diffused 
prorile of Figures 8 and 9 	 profile of Figures 8 and 9 
